Analog/HDMI
Dual-Display Interface
AD9380
FEATURES
Internal key storage for HDCP
FUNCTIONAL BLOCK DIAGRAM
Analog/HDMI dual interface
Supports high bandwidth digital content protection
RGB-to-YCbCr 2-way color conversion
Automated clamping level adjustment
1.8 V/3.3 V power supply
100-lead, Pb-free LQFP
RGB and YCbCr output formats
Analog interface
8-bit triple ADC
ANALOG INTERFACE
R/G/B 8 × 3
OR YCbCr
R/G/B OR YPbPr
R/G/B OR YPbPr
IN0
IN1
2:1
MUX
CLAMP
A/D
HSYNC 0
HSYNC 1
2:1
MUX
2
DATACK
HSOUT
HSYNC 0
HSYNC 1
2:1
SYNC
PROCESSING
AND
MUX
VSOUT
2:1
MUX
SOGIN 0
SOGIN 1
SOGOUT
CLOCK
GENERATION
COAST
FILT
REFOUT
REFIN
REF
R/G/B 8 × 3
CKINV
CKEXT
YCbCr (4:2:2
OR 4:4:4)
100 MSPS maximum conversion rate
Macrovision® detection
2
DATACK
SERIAL REGISTER
AND
POWER MANAGEMENT
2:1 input mux
Full sync processing
SCL
SDA
HSOUT
VSOUT
Sync detect for hot plugging
Midscale clamping
Digital video interface
HDMI 1.1, DVI 1.0
150 MHz HDMI receiver
Supports HDCP 1.1
Digital audio interface
HDMI 1.1-compatible audio interface
S/PDIF (IEC90658-compatible) digital audio output
Multichannel I2S audio output (up to 8 channels)
SOGOUT
DE
DIGITAL INTERFACE
R/G/B 8 × 3
OR YCbCr
Rx0+
Rx0–
2
4
DATACK
DE
Rx1+
Rx1–
Rx2+
Rx2–
RxC+
RxC–
HSYNC
VSYNC
HDMI RECEIVER
S/PDIF
8-CHANNEL
2
I S
RTERM
SCLK
MCLK
LRCLK
DDCSDA
DDCSCL
HDCP
HDCP KEYS
APPLICATIONS
AD9380
Advanced TVs
HDTV
Figure 1.
Projectors
LCD monitor
GENERAL DESCRIPTION
Pixel clock output frequencies range from 12 MHz to 150 MHz.
PLL clock jitter is typically less than 700 ps p-p at 150 MHz.
The AD9380 also offers full sync processing for composite sync
and sync-on-green (SOG) applications.
The AD9380 offers designers the flexibility of an analog
interface and high definition multimedia interface (HDMI)
receiver integrated on a single chip. Also included is support for
high bandwidth digital content protection (HDCP).
The AD9380 contains an HDMI 1.1-compatible receiver and
supports all HDTV formats (up to 1080p and 720p) and display
resolutions up to SXGA (1280 × 1024 @ 75 Hz). The receiver
features an intrapair skew tolerance of up to one full clock cycle.
With the inclusion of HDCP, displays can now receive
encrypted video content. The AD9380 allows for authentication
of a video receiver, decryption of encoded data at the receiver,
and renewability of the authentication during transmission, as
specified by the HDCP 1.1 protocol.
The AD9380 is a complete 8-bit, 150 MSPS, monolithic analog
interface optimized for capturing component video (YPbPr)
and RGB graphics signals. Its 150 MSPS encode rate capability
and full power analog bandwidth of 330 MHz supports all
HDTV formats (up to 1080p and FPD resolutions up to SXGA
(1280 × 1024 @ 75 Hz).
The analog interface includes a 150 MHz triple ADC with
internal 1.25 V reference, a phase-locked loop (PLL), and
programmable gain, offset, and clamp control. The user provides
only 1.8 V and 3.3 V power supplies, analog input, and HSYNC .
Three-state CMOS outputs can be powered from 1.8 V to 3.3 V.
An on-chip PLL generates a pixel clock from HSYNC.
Fabricated in an advanced CMOS process, the AD9380 is
provided in a space-saving, 100-lead, surface-mount, Pb-free
plastic LQFP and is specified over the 0°C to 70°C temperature
range.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
www.analog.com
© 2005 Analog Devices, Inc. All rights reserved.
5秒后页面跳转
AO3401场效应管参数、引脚图、应用原理图
BT131可控硅参数及引脚图、工作原理详解
74LS32芯片参数、引脚图及功能真值表
全球首块英伟达H200交付 黄仁勋“送货上门”
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
