Octal, 10-Bit, 40/65 MSPS
Serial LVDS 1.8 V A/D Converter
AD9212
FEATURES
FUNCTIONAL BLOCK DIAGRAM
AVDD
PDWN
DRVDD
DRGND
Eight ADCs integrated into 1 package
100 mW ADC power per channel at 65 MSPS
SNR = 60.8 dB (to Nyquist)
Excellent linearity
DNL = 0.3 LSB (typical)
AD9212
12
VIN+A
VIN–A
D+A
D–A
SERIAL
LVDS
ADC
ADC
12
12
VIN+B
VIN–B
D+B
D–B
SERIAL
LVDS
INL = 0.4 LSB (typical)
Serial LVDS (ANSI-644, default)
Low power reduced signal option, IEEE 1596.3 similar
Data and frame clock outputs
325 MHz, full power analog bandwidth
2 V p-p input voltage range
VIN+C
VIN–C
D+C
D–C
SERIAL
LVDS
ADC
12
12
VIN+D
VIN–D
D+D
D–D
SERIAL
LVDS
ADC
ADC
ADC
1.8 V supply operation
Serial port control
VIN+E
VIN–E
SERIAL
LVDS
D+E
D–E
12
12
Full-chip and individual-channel power-down modes
Flexible bit orientation
Built-in and custom digital test pattern generation
Programmable clock and data alignment
Programmable output resolution
Standby mode
VIN+F
VIN–F
D+F
D–F
SERIAL
LVDS
VIN+G
VIN–G
D+G
D–G
SERIAL
LVDS
ADC
ADC
12
VIN+H
VIN–H
D+H
D–H
SERIAL
LVDS
APPLICATIONS
VREF
FCO+
FCO–
SENSE
Medical imaging and nondestructive ultrasound
Portable ultrasound and digital beam forming systems
Quadrature radio receivers
Diversity radio receivers
0.5V
DATA RATE
MULTIPLIER
REFT
REFB
REF
SELECT
SERIAL PORT
INTERFACE
DCO+
DCO–
Tape drives
Optical networking
Test equipment
SCLK/
DTP
RBIAS AGND CSB SDIO/
ODM
CLK+
CLK–
Figure 1.
The ADC contains several features designed to maximize
GENERAL DESCRIPTION
flexibility and minimize system cost, such as programmable
clock and data alignment and programmable digital test pattern
generation. The available digital test patterns include built-in
deterministic and pseudorandom patterns, along with custom user-
defined test patterns entered via the serial port interface (SPI®).
The AD9212 is an octal, 10-bit, 40/65 MSPS analog-to-digital
converter (ADC) with an on-chip sample-and-hold circuit that
is designed for low cost, low power, small size, and ease of use.
The product operates at a conversion rate of up to 65 MSPS and
is optimized for outstanding dynamic performance and low
power in applications where a small package size is critical.
The AD9212 is available in a Pb-free, 64-lead LFCSP package. It is
specified over the industrial temperature range of −40°C to +85°C.
The ADC requires a single 1.8 V power supply and LVPECL-/
CMOS-/LVDS-compatible sample rate clock for full performance
operation. No external reference or driver components are
required for many applications.
PRODUCT HIGHLIGHTS
1. Small Footprint. Eight ADCs are contained in a small, space-
saving package; low power of 100 mW/channel at 65 MSPS.
2. Ease of Use. A data clock output (DCO) operates up to
300 MHz and supports double data rate operation (DDR).
3. User Flexibility. Serial port interface (SPI) control offers a wide
range of flexible features to meet specific system requirements.
The ADC automatically multiplies the sample rate clock for
the appropriate LVDS serial data rate. A data clock (DCO)
for capturing data on the output and a frame clock (FCO) for
signaling a new output byte are provided. Individual channel
power-down is supported and typically consumes less than
2 mW when all channels are disabled.
4. Pin-Compatible Family. This includes the AD9222 (12-bit),
and AD9252 (14-bit).
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registeredtrademarks arethe property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
www.analog.com
©2006 Analog Devices, Inc. All rights reserved.