5秒后页面跳转
AD8330ARQZ-R7 PDF预览

AD8330ARQZ-R7

更新时间: 2024-11-21 03:35:59
品牌 Logo 应用领域
亚德诺 - ADI 消费电路商用集成电路放大器光电二极管PC
页数 文件大小 规格书
32页 751K
描述
Low Cost DC to 150 MHz Variable Gain Amplifier

AD8330ARQZ-R7 数据手册

 浏览型号AD8330ARQZ-R7的Datasheet PDF文件第2页浏览型号AD8330ARQZ-R7的Datasheet PDF文件第3页浏览型号AD8330ARQZ-R7的Datasheet PDF文件第4页浏览型号AD8330ARQZ-R7的Datasheet PDF文件第5页浏览型号AD8330ARQZ-R7的Datasheet PDF文件第6页浏览型号AD8330ARQZ-R7的Datasheet PDF文件第7页 
Low Cost DC to 150 MHz  
Variable Gain Amplifier  
AD8330  
FEATURES  
Fully differential signal path and also used  
with single-sided signals  
FUNCTIONAL BLOCK DIAGRAM  
16  
15  
14  
13  
ENBL  
OFST  
VPOS  
CNTR  
Inputs from 0.3 mV to 1 V rms, rail-to-rail outputs  
Differential RIN = 1 kΩ; ROUT (each output) 75 Ω  
Automatic offset compensation (optional)  
Linear-in-dB and linear-in-magnitude gain modes  
0 dB to 50 dB, for 0 V < VDBS < 1.5 V (30 mV/dB)  
Inverted gain mode: 50 dB to 0 dB at −30 mV/dB  
×0.03 to ×10 nominal gain for 15 mV < VMAG < 5 V  
Constant bandwidth: 150 MHz at all gains  
Low noise: 5 nV/√Hz typical at maximum gain  
Low distortion: ≤−62 dBc typical  
Low power: 20 mA typical at VS of 2.7 V to 6 V  
Available in a space-saving, 3 mm × 3 mm LFCSP package  
1
2
3
4
VPSI  
VPSO 12  
CM AND  
OFFSET  
BIAS AND V  
REF  
CONTROL  
OPHI  
11  
INHI  
OUTPUT  
STAGES  
VGA CORE  
OPLO  
10  
INLO  
MODE  
VDBS  
CMOP  
VMAG  
9
OUTPUT  
CONTROL  
GAIN INTERFACE  
CMGN  
COMM  
5
6
7
8
Figure 1.  
APPLICATIONS  
Pre-ADC signal conditioning  
75 Ω cable driving adjust  
AGC amplifiers  
Using VMAG, the basic 0 dB to 50 dB range can be repositioned  
to any value from ±0 dB higher (that is, ±0 dB to 70 dB) to at least  
30 dB lower (that is, –30 dB to +±0 dB) to suit the application,  
thereby providing an unprecedented gain range of over 100 dB.  
A unique aspect of the AD8330 is that its bandwidth and pulse  
response are essentially constant for all gains, over both the basic  
50 dB linear-in-dB range, but also when using the linear-in-  
magnitude function. The exceptional stability of the HF response  
over the gain range is of particular value in those VGA applications  
where it is essential to maintain accurate gain law-conformance at  
high frequencies.  
GENERAL DESCRIPTION  
The AD83301 is a wideband variable gain amplifier for applications  
requiring a fully differential signal path, low noise, well-defined  
gain, and moderately low distortion, from dc to 150 MHz. The  
input pins can also be driven from a single-ended source. The  
peak differential input is ±± V, allowing sine wave operation at  
1 V rms with generous headroom. The output pins can drive  
single-sided loads essentially rail-to-rail. The differential output  
resistance is 150 Ω. The output swing is a linear function of the  
voltage applied to the VMAG pin that internally defaults to 0.5 V  
providing a peak output of ±± V. This can be raised to 10 V p-p,  
limited by the supply voltage.  
An external capacitor at Pin OFST sets the high-pass corner of  
an offset reduction loop, whose frequency can be as low as 5 Hz.  
When this pin is grounded, the signal path becomes dc-coupled.  
When used to drive an ADC, an external common-mode control  
voltage at Pin CNTR can be driven to within 0.5 V of either ground  
or VS to accommodate a wide variety of requirements. By default,  
the two outputs are positioned at the midpoint of the supply, VS/±.  
Other features, such as two levels of power-down (fully off and a  
hibernate mode), further extend the practical value of this excep-  
tionally versatile VGA.  
The basic gain function is linear-in-dB, controlled by the voltage  
applied to Pin VDBS. The gain ranges from 0 dB to 50 dB for  
control voltages between 0 V and 1.5 V—a slope of 30 mV dB.  
The gain linearity is typically within ±0.1 dB. By changing the  
logic level on Pin MODE, the gain decreases over the same range,  
with an opposite slope. A second gain control port is provided at  
the VMAG pin and allows the user to vary the numeric gain from  
a factor of 0.03 to 10. All the parameters of the AD8330 have low  
sensitivities to temperature and supply voltages.  
The AD8330 is available in 16-lead LFCSP and 16-lead QSOP  
packages and is specified for operation from −40°C to +85°C.  
1
Protected by U.S. Patent No. 5,969,657; other patents pending.  
Rev. C  
Information furnished by Analog Devices is believed to be accurate and reliable. However, no  
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other  
rights of third parties that may result from its use. Specifications subject to change without notice. No  
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.  
Trademarks and registeredtrademarks arethe property of their respective owners.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700  
Fax: 781.461.3113  
www.analog.com  
©2006 Analog Devices, Inc. All rights reserved.  
 
 

AD8330ARQZ-R7 替代型号

型号 品牌 替代类型 描述 数据表
AD8330ARQ-REEL ADI

完全替代

Low Cost DC-150 MHz Variable Gain Amplifier
AD8330ARQZ-RL ADI

类似代替

Low Cost DC to 150 MHz Variable Gain Amplifier
AD8330ARQZ ADI

类似代替

Low Cost DC to 150 MHz Variable Gain Amplifier

与AD8330ARQZ-R7相关器件

型号 品牌 获取价格 描述 数据表
AD8330ARQZ-REEL ADI

获取价格

IC SPECIALTY CONSUMER CIRCUIT, PDSO16, LEAD FREE, MO-137AB, QSOP-16, Consumer IC:Other
AD8330ARQZ-REEL7 ADI

获取价格

IC SPECIALTY CONSUMER CIRCUIT, PDSO16, LEAD FREE, MO-137AB, QSOP-16, Consumer IC:Other
AD8330ARQZ-RL ADI

获取价格

Low Cost DC to 150 MHz Variable Gain Amplifier
AD8330-EVAL ADI

获取价格

Low Cost DC to 150 MHz Variable Gain Amplifier
AD8330-EVALZ ADI

获取价格

Low Cost, DC to 150 MHz Variable Gain Amplifier
AD8331 ADI

获取价格

Ultralow Noise VGAs with Preamplifier and Programmable RIN
AD8331_06 ADI

获取价格

Ultralow Noise VGAs with Preamplifier and Programmable RIN
AD8331_10 ADI

获取价格

Ultralow Noise VGAs with Preamplifier and Programmable RIN
AD8331_15 ADI

获取价格

Ultralow Noise VGAs with Preamplifier and Programmable R
AD8331ARQ ADI

获取价格

Ultralow Noise VGAs with Preamplifier and Programmable RIN