385 MHz BW IF Diversity Receiver
Data Sheet
AD6674
FEATURES
APPLICATIONS
JESD204B (Subclass 1) coded serial digital outputs
In band SFDR = 83 dBFS at 340 MHz (750 MSPS)
In band SNR = 66.7 dBFS at 340 MHz (750 MSPS)
1.4 W total power per channel at 750 MSPS (default settings)
Noise density = −153 dBFS/Hz at 750 MSPS
1.25 V, 2.5 V, and 3.3 V dc supply operation
Flexible input range
AD6674-750 and AD6674-1000
1.46 V p-p to 1.94 V p-p (1.70 V p-p nominal)
AD6674-500
1.46 V p-p to 2.06 V p-p (2.06 V p-p nominal)
95 dB channel isolation/crosstalk
Amplitude detect bits for efficient automatic gain control
(AGC) implementation
Noise shaping requantizer (NSR) option for main receiver
function
Variable dynamic range (VDR) option for digital
predistortion (DPD) function
Diversity multiband, multimode digital receivers
3G/4G, TD-SCDMA, W-CDMA, GSM, LTE, LTE-A
DOCSIS 3.0 CMTS upstream receive paths
HFC digital reverse path receivers
GENERAL DESCRIPTION
The AD6674 is a 385 MHz bandwidth mixed-signal
intermediate frequency (IF) receiver. It consists of two, 14-bit
1.0 GSPS/750 MSPS/500 MSPS analog-to-digital converters
(ADC) and various digital signal processing blocks consisting of
four wideband DDCs, an NSR, and VDR monitoring. It has an
on-chip buffer and a sample-and-hold circuit designed for low
power, small size, and ease of use. This product is designed to
support communications applications capable of sampling wide
bandwidth analog signals of up to 2 GHz. The AD6674 is
optimized for wide input bandwidth, high sampling rate,
excellent linearity, and low power in a small package.
The dual ADC cores feature a multistage, differential pipelined
architecture with integrated output error correction logic. Each
ADC features wide bandwidth inputs supporting a variety of
user-selectable input ranges. An integrated voltage reference
eases design considerations.
2 integrated wideband digital processors per channel
12-bit numerically controlled oscillator (NCO), up to
4 cascaded half-band filters
Differential clock inputs
Integer clock divide by 1, 2, 4, or 8
Energy saving power-down modes
Flexible JESD204B lane configurations
Small signal dither
FUNCTIONAL BLOCK DIAGRAM
AVDD1
(1.25V)
AVDD2
(2.5V)
AVDD3
(3.3V)
AVDD1_SR
(1.25V)
DVDD
DRVDD
SPIVDD
(1.25V)
(1.25V) (1.7V TO 3.4V)
BUFFER
SIGNAL PROCESSING
VIN+A
VIN–A
ADC
DIGITAL DOWN CONVERSION
DIGITAL DOWN CONVERSION
DIGITAL DOWN CONVERSION
DIGITAL DOWNCONVERSION
(×4)
(×4)
(×4)
FD_A
(×4)
SERDOUT0±
SERDOUT1±
SERDOUT2±
SERDOUT3±
4
SIGNAL
MONITOR
NOISE SHAPING REQUANTIZER
NOISE SHAPING REQUANTIZER
(×2)
(×2)
FD_B
VARIABLE DYNAMIC RANGE
VARIABLE DYNAMIC RANGE
VIN+B
VIN–B
(×2)
(×2)
ADC
BUFFER
FAST
DETECT
V_1P0
JESD204B
SUBCLASS 1
CONTROL
CLOCK
GENERATION
SIGNAL
MONITOR
PDWN/
STBY
CLK+
CLK–
SPI CONTROL
÷2
÷4
÷8
AD6674
AGND
SYSREF± SYNCINB± SDIO SCLK CSB
DGND DRGND
Figure 1.
Rev. C
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registeredtrademarks arethe property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2014–2016 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
5秒后页面跳转
压敏电阻与气体放电管串联使用的专业解析
手册解读：MMBT3904参数与管脚图及代换
74LS298PC手册解读：参数说明、引脚说明、替代型号推荐
L6234手册解读：引脚信息、电气参数
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
