5秒后页面跳转
AD660BRZ-REEL PDF预览

AD660BRZ-REEL

更新时间: 2024-11-23 21:15:39
品牌 Logo 应用领域
亚德诺 - ADI 信息通信管理光电二极管转换器
页数 文件大小 规格书
21页 354K
描述
Monolithic 16-Bit Serial/Byte DACPORT

AD660BRZ-REEL 数据手册

 浏览型号AD660BRZ-REEL的Datasheet PDF文件第2页浏览型号AD660BRZ-REEL的Datasheet PDF文件第3页浏览型号AD660BRZ-REEL的Datasheet PDF文件第4页浏览型号AD660BRZ-REEL的Datasheet PDF文件第5页浏览型号AD660BRZ-REEL的Datasheet PDF文件第6页浏览型号AD660BRZ-REEL的Datasheet PDF文件第7页 
Monolithic 16-Bit  
Serial/Byte DACPORT  
AD660  
FUNCTIONAꢀ BꢀOCK DIAGRAM  
FEATURES  
DB0/  
Complete 16-bit digital-to-analog function  
On-chip output amplifier  
LBE/  
CLEAR SELECT  
DB8/ DB1/DB9/ DB7/  
SIN DATADIR DB15  
CS  
14  
15  
12  
11  
5
On-chip buried Zener voltage reference  
1 ꢀSB integral linearity  
15-bit monotonic over temperature  
Microprocessor compatible  
Serial or byte input  
Double-buffered latches  
Fast (40 ns) write pulse  
Asynchronous clear (to 0 V) function  
Serial output pin facilitates daisy-chaining  
Unipolar or bipolar output  
ꢀow glitch: 15 nV-s  
AD660  
16  
17  
HBE  
SER  
16-BIT LATCH  
S
OUT  
13  
22  
CONTROL  
LOGIC  
SPAN/  
BIPOLAR  
OFFSET  
10k  
18  
19  
CLR  
16-BIT LATCH  
16-BIT DAC  
10.05kΩ  
LDAC  
10kΩ  
23  
REF IN  
21  
20  
V
OUT  
10V REF  
AGND  
24  
1
2
3
4
–V  
+V  
+V  
LL  
REF OUT  
DGND  
EE  
CC  
ꢀow THD + N: 0.009%  
Figure 1.  
GENERAꢀ DESCRIPTION  
The AD660 DACPORT® is a complete 16-bit monolithic digital-  
to-analog converter with an on-board voltage reference, double-  
buffered latches, and an output amplifier. It is manufactured on  
the Analog Devices, Inc., BiMOS II process. This process allows  
the fabrication of low power CMOS logic functions on the same  
chip as high precision bipolar linear circuitry.  
is also available compliant to MIL-STD-88ꢀ. Refer to the  
AD660SQ/88ꢀB military data sheet for specifications and test  
conditions.  
PRODUCT HIGHꢀIGHTS  
1. The AD660 is a complete 16-bit DAC, with a voltage  
reference, double-buffered latches, and an output amplifier  
on a single chip.  
2. The internal buried Zener reference is laser trimmed to  
10.000 V with a 0.1% maximum error and a temperature  
drift performance of 15 ppm/°C. The reference is available  
for external applications.  
The AD660 architecture ensures 15-bit monotonicity over time  
and temperature. Integral and differential nonlinearity is main-  
tained at 0.00ꢀ% maximum. The on-chip output amplifier  
provides a voltage output settling time of 10 μs to within ½ LSB for  
a full-scale step.  
The AD660 has an extremely flexible digital interface. Data can  
be loaded into the AD660 in serial mode or as two 8-bit bytes.  
This is made possible by two digital input pins that have dual  
functions. The serial mode input format is pin selectable to be  
MSB or LSB first. The serial output pin allows the user to daisy-  
chain several AD660 devices by shifting the data through the  
input latch into the next DAC, thus minimizing the number of  
ꢀ. The output range of the AD660 is pin programmable and  
can be set to provide a unipolar output range of 0 V to 10 V  
or a bipolar output range of −10 V to +10 V. No external  
components are required.  
4. The AD660 is both dc and ac specified. DC specifications  
include 1 LSB INL and 1 LSB DNL errors. AC specifica-  
tions include 0.009% THD + N and 8ꢀ dB SNR.  
5. The double-buffered latches on the AD660 eliminate data  
skew errors and allow simultaneous updating of DACs in  
multiDAC applications.  
6. The clear function can asynchronously set the output  
to 0 V regardless of whether the DAC is in unipolar or  
bipolar mode.  
7. The output amplifier settles within 10 μs to ½ LSB for a  
full-scale step and within 2.5 μs for a 1 LSB step over tempera-  
ture. The output glitch is typically 15 nV-s when a full-scale  
step is loaded.  
CS  
control lines required to SIN, and LDAC. The byte mode input  
format is also flexible in that the high byte or low byte data can  
be loaded first. The double buffered latch structure eliminates  
data skew errors and provides for simultaneous updating of DACs  
in a multiDAC system.  
The AD660 is available in five grades. AN and BN versions are  
specified from −40°C to +85°C and are packaged in a 24-lead  
ꢀ00 mil plastic DIP. AR and BR versions are also specified from  
−40°C to +85°C and are packaged in a 24-lead SOIC. The SQ  
version is packaged in a 24-lead ꢀ00 mil CERDIP package and  
Rev. B  
Information furnished by Analog Devices is believed to be accurate and reliable. However, no  
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other  
rights of third parties that may result from its use. Specifications subject to change without notice. No  
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.  
Trademarks and registeredtrademarks arethe property of their respective owners.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700  
www.analog.com  
Fax: 781.461.3113 ©1993–2008 Analog Devices, Inc. All rights reserved.  
 

AD660BRZ-REEL 替代型号

型号 品牌 替代类型 描述 数据表
AD660BR-REEL ADI

完全替代

Monolithic 16-Bit Serial/Byte DACPORT
AD660BRZ ADI

类似代替

Monolithic 16-Bit Serial/Byte DACPORT
AD660BR ADI

类似代替

Monolithic 16-Bit Serial/Byte DACPORT

与AD660BRZ-REEL相关器件

型号 品牌 获取价格 描述 数据表
AD660BRZ-REEL1 ADI

获取价格

Monolithic 16-Bit Serial/Byte DACPORT
AD660SQ ADI

获取价格

Monolithic 16-Bit Serial/Byte DACPORT
AD660SQ/883B ADI

获取价格

Monolithic 16-Bit Serial/Byte DACPORT
AD660SQ/883B2 ADI

获取价格

Monolithic 16-Bit Serial/Byte DACPORT
AD-6610S BOTHHAND

获取价格

ADSL LINE TRANSFORMER
AD6620 ADI

获取价格

65 MSPS Digital Receive Signal Processor
AD6620_01 ADI

获取价格

67 MSPS Digital Receive Signal Processor
AD6620AS ADI

获取价格

65 MSPS Digital Receive Signal Processor
AD6620ASZ ADI

获取价格

67 MSPS Digital Receive Signal Processor
AD6620PCB ADI

获取价格

65 MSPS Digital Receive Signal Processor