Quad Ultrahigh-Speed Pin Driver
with High-Z and VTERM Modes
a
AD53513
FUNCTIONAL BLOCK DIAGRAM
FEATURES
500 MHz Driver Operation (1 Gb/s)
Driver Inhibit Function
VCC
VEE
100 ps Edge Matching
Guaranteed Industry Specifications
20 ⍀ Output Impedance
RLD1
5 V/ns Slew Rate
VBB
39nF
VH1
DATA1
DATAB1
INH1
INHB1
VL1
VHDCPL1
Variable Output Voltages for ECL, TTL, and CMOS
High-Speed Differential Inputs for Maximum Flexibility
Ultrasmall 100-Lead LQFP Package with Built-In
Heat Sink
20⍀
50⍀
50⍀
30⍀
ROUT
VOUT1
DRIVER 1
DRIVER 2
39nF
VLDCPL1
VT1
APPLICATIONS
39nF
VHDCPL2
VH2
DATA2
DATAB2
INH2
INHB2
VL2
Automatic Test Equipment
Semiconductor Test Systems
Board Test Systems
20⍀
ROUT
30⍀
VOUT2
39nF
VLDCPL2
Instrumentation and Characterization Equipment
VT2
VBB
RLD2
RLD3
VBB
AD53513
PRODUCT DESCRIPTION
39nF
The AD53513 is a quad high-speed pin driver designed for use
in digital or mixed-signal test systems. Combining a high-speed
monolithic process with a convenient surface-mount package,
this product attains superb electrical performance while preserving
optimum packaging densities and long-term reliability in a
100-lead, LQFP package with built-in heat sink.
VH3
VHDCPL3
DATA3
DATAB3
INH3
INHB3
VL3
20⍀
50⍀
30⍀
ROUT
VOUT3
DRIVER 3
39nF
VLDCPL3
VT3
39nF
VHDCPL4
VH4
DATA4
DATAB4
INH4
INHB4
VL4
VT4
VBB
RLD4
Featuring unity gain programmable output levels of –2.5 V to
+5.5 V, with output swing capability of less than 200 mV to
8 V, the AD53513 is designed to stimulate ECL, TTL, and
CMOS logic families, as well as high-speed memory. The
1.0 Gb/s data rate capacity and matched output impedance
allow for real-time stimulation of these digital logic families.
To test I/O devices, the pin driver can be switched into a high
impedance state (Inhibit Mode), electrically removing the driver
from the path. The pin driver leakage current in inhibit is typically
100 nA and output charge transfer entering inhibit is typically less
than 20 pC.
20⍀
ROUT
50⍀
30⍀
VOUT4
DRIVER 4
39nF
VLDCPL4
TVCC
THERM
GND
GND GND GND
GND
1.0A/K
The AD53513 transition from HI/LO or to inhibit is controlled
through the data and inhibit inputs. The input circuitry uses
high-speed differential inputs with a common-mode range of
2 V. This allows for direct interface to precision differential
ECL timing. The analog logic HI/LO inputs are equally easy
to interface. Typically requiring 10 µA of bias current, the
AD53513 can be directly coupled to the output of a digital-
to-analog converter.
the VBB input which is common to all four channels. The RLD
Mode Select controls whether inhibit puts the driver in High-Z
or VTERM mode. (Refer to Table I.) All of the digital logic inputs
(DATA, DATAB, INH, INHB, RLD, VBB), must share a
common set of logic levels. The VBB threshold should be set to
the midrange of the logic levels. For example, if ECL levels of
–0.8 V to –1.8 V are used, VBB should be set to –1.3 V.
The AD53513 is available in a 100-lead, LQFP package with a
built-in heat sink and is specified to operate over the ambient
commercial temperature range of –25°C to +85°C.
Each channel of the AD53513 has a Mode Select Pin RLD,
which is a single-sided logic input. The logic threshold is set by
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, norforanyinfringementsofpatentsorotherrightsofthirdpartiesthat
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
Fax: 781/326-8703
www.analog.com
© Analog Devices, Inc., 2002