AD532

更新时间： 2024-11-26 06:36:11

品牌	Logo	应用领域
亚德诺 - ADI		/
页数	文件大小	规格书
7页	139K
描述
Internally Trimmed Integrated Circuit Multiplier

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AD532 数据手册

Internally Trimmed

Integrated Circuit Multiplier

AD532

FEATURES

PIN CONFIGURATIONS

Pretrimmed to ؎1.0% (AD532K)

No External Components Required

Guaranteed ؎1.0% max 4-Quadrant Error (AD532K)

Diff Inputs for (X₁– X₂) (Y₁– Y₂)/10 V Transfer Function

Monolithic Construction, Low Cost

14 +V

OUT

GND

–V

AD532

TOP VIEW

(Not to Scale)

AD532

TOP VIEW

(Not to Scale)

APPLICATIONS

Multiplication, Division, Squaring, Square Rooting

Algebraic Computation

Power Measurements

Instrumentation Applications

Available in Chip Form

GND

OUT

–V

NC = NO CONNECT

20 19

–V

AD532

TOP VIEW

15 NC

NC 7

(Not to Scale)

PRODUCT DESCRIPTION

GND

The AD532 is the first pretrimmed single chip monolithic multi-

plier/divider. It guarantees a maximum multiplying error of

±1.0% and a ±10 V output voltage without the need for any

external trimming resistors or output op amp. Because the

AD532 is internally trimmed, its simplicity of use provides

design engineers with an attractive alternative to modular multi-

pliers, and its monolithic construction provides significant ad-

vantages in size, reliability and economy. Further, the AD532

can be used as a direct replacement for other IC multipliers that

require external trim networks (such as the AD530).

10 11 12 13

NC = NO CONNECT

GUARANTEED PERFORMANCE OVER TEMPERATURE

The AD532J and AD532K are specified for maximum multi-

plying errors of ±2% and ±1% of full scale, respectively at

+25°C, and are rated for operation from 0°C to +70°C. The

AD532S has a maximum multiplying error of ±1% of full scale

at +25°C; it is also 100% tested to guarantee a maximum error

of ±4% at the extended operating temperature limits of –55°C

and +125°C. All devices are available in either the hermetically-

sealed TO-100 metal can, TO-116 ceramic DIP or LCC packages.

J, K and S grade chips are also available.

FLEXIBILITY OF OPERATION

The AD532 multiplies in four quadrants with a transfer func-

tion of (X₁– X₂)(Y₁– Y₂)/10 V, divides in two quadrants with

a 10 V Z/(X₁– X₂) transfer function, and square roots in one

quadrant with a transfer function of ±√10 V Z. In addition to

these basic functions, the differential X and Y inputs provide

significant operating flexibility both for algebraic computation and

transducer instrumentation applications. Transfer functions,

such as XY/10 V, (X²– Y²)/10 V, ±X²/10 V and 10 V Z/(X₁– X₂),

are easily attained and are extremely useful in many modulation

and function generation applications, as well as in trigonometric

calculations for airborne navigation and guidance applications,

where the monolithic construction and small size of the AD532

offer considerable system advantages. In addition, the high

CMRR (75 dB) of the differential inputs makes the AD532

especially well qualified for instrumentation applications, as it

can provide an output signal that is the product of two transducer-

generated input signals.

ADVANTAGES OF ON-THE-CHIP TRIMMING OF THE

MONOLITHIC AD532

1. True ratiometric trim for improved power supply rejection.

2. Reduced power requirements since no networks across sup-

plies are required.

3. More reliable since standard monolithic assembly techniques

can be used rather than more complex hybrid approaches.

4. High impedance X and Y inputs with negligible circuit

5. Differential X and Y inputs for noise rejection and additional

computational flexibility.

REV. B

Information furnished by Analog Devices is believed to be accurate and

reliable. However, no responsibility is assumed by Analog Devices for its

use, nor for any infringements of patents or other rights of third parties

which may result from its use. No license is granted by implication or

otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781/329-4700

Fax: 781/326-8703

World Wide Web Site: http://www.analog.com

12 3 4 5 6 7

中文翻译

下载PDF

与AD532相关器件

型号	品牌	获取价格	描述	数据表
AD5320	ADI	获取价格	+2.7 V to +5.5 V, 140 uA, Rail-to-Rail Output 12-Bit DAC in a SOT-23
AD5320*	ADI	获取价格	+2.7 V to +5.5 V. 140 uA. Rail-to-Rail Output 12-Bit DAC in a SOT-23
AD5320_05	ADI	获取价格	2.7 V to 5.5 V, 140 Î¼A, Rail-to-Rail Output
AD5320BRM	ADI	获取价格	+2.7 V to +5.5 V, 140 uA, Rail-to-Rail Output 12-Bit DAC in a SOT-23
AD5320BRM-REEL	ADI	获取价格	2.7 V to 5.5 V, 140 Î¼A, Rail-to-Rail Output
AD5320BRM-REEL	ROCHESTER	获取价格	SERIAL INPUT LOADING, 12 us SETTLING TIME, 12-BIT DAC, PDSO8, MICRO, SOIC-8
AD5320BRM-REEL7	ADI	获取价格	2.7 V to 5.5 V, 140 Î¼A, Rail-to-Rail Output
AD5320BRM-REEL7	ROCHESTER	获取价格	SERIAL INPUT LOADING, 12 us SETTLING TIME, 12-BIT DAC, PDSO8, MICRO, MO-187AA, SOIC-8
AD5320BRMZ	ROCHESTER	获取价格	SERIAL INPUT LOADING, 12 us SETTLING TIME, 12-BIT DAC, PDSO8, MICRO, SOIC-8
AD5320BRMZ1	ADI	获取价格	2.7 V to 5.5 V, 140 Î¼A, Rail-to-Rail Output

与AD532相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

45
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

34
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

62
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

59

产品中心

服务支持

精选活动

关于我们

帮助中心

AD532

AD532 数据手册

与AD532相关器件

与AD532相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

AD532

AD532 数据手册

与AD532相关器件

与AD532相关文章

您还可以找

您在本页遇到什么问题？