AD5301/AD5311/AD5321
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
V
GND
SDA
SCL
1
2
3
6
5
4
DD
AD5301/
AD5311/
AD5321
V
DD
1
2
3
4
8
7
6
5
GND
SDA
SCL
PD
AD5301/
AD5311/
AD5321
A0
A0
V
A1
TOP VIEW
TOP VIEW
(Not to Scale)
V
OUT
(Not to Scale)
OUT
Figure 3. 8-Lead MSOP
(RM-8) Pin Configuration
Figure 4. 6-Lead SOT-23
(RJ-6) Pin Configuration
Table 5. Pin Function Descriptions
MSOP SOT-23
Pin No. Pin No. Mnemonic Description
1
ꢀ
VDD
Power Supply Input. These parts can be operated from 2.5 V to 5.5 V and the supply should be decoupled
with a 10 μF in parallel with a 0.1 μF capacitor to GND.
2
3
4
5
5
A0
Address Input. Sets the least significant bit of the 7-bit slave address.
N/A
4
A1
Address Input. Sets the second least significant bit of the 7-bit slave address.
Buffered Analog Output Voltage from the DAC. The output amplifier has rail-to-rail operation.
VOUT
PD
N/A
Active Low Control Input. Acts as a hardware power-down option. This pin overrides any software
power-down option. The DAC output goes three-state and the current consumption of the part
drops to 50 nA @ 3 V (200 nA @ 5 V).
ꢀ
7
3
2
SCL
Serial Clock Line. This is used in conjunction with the SDA line to clock data into the 1ꢀ-bit input shift
register. Clock rates of up to 400 kbps can be accommodated in the I2C-compatible interface. SCL may
be CMOS/TTL driven.
Serial Data Line. This is used in conjunction with the SCL line to clock data into the 1ꢀ-bit input shift
register during the write cycle and to read back one or two bytes of data (one byte for the AD5301,
two bytes for the AD5311/AD5321) during the read cycle. It is a bidirectional open-drain data line that
should be pulled to the supply with an external pull-up resistor. If not used in readback mode, SDA may
be CMOS/TTL driven.
SDA
8
1
GND
Ground Reference Point for All Circuitry on the Part.
Rev. B | Page 7 of 24