5秒后页面跳转
AD5311BRTZ-500RL71 PDF预览

AD5311BRTZ-500RL71

更新时间: 2022-04-12 13:54:53
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
24页 429K
描述
2.5 V to 5.5 V, 120 μA, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs

AD5311BRTZ-500RL71 数据手册

 浏览型号AD5311BRTZ-500RL71的Datasheet PDF文件第4页浏览型号AD5311BRTZ-500RL71的Datasheet PDF文件第5页浏览型号AD5311BRTZ-500RL71的Datasheet PDF文件第6页浏览型号AD5311BRTZ-500RL71的Datasheet PDF文件第8页浏览型号AD5311BRTZ-500RL71的Datasheet PDF文件第9页浏览型号AD5311BRTZ-500RL71的Datasheet PDF文件第10页 
AD5301/AD5311/AD5321  
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS  
V
GND  
SDA  
SCL  
1
2
3
6
5
4
DD  
AD5301/  
AD5311/  
AD5321  
V
DD  
1
2
3
4
8
7
6
5
GND  
SDA  
SCL  
PD  
AD5301/  
AD5311/  
AD5321  
A0  
A0  
V
A1  
TOP VIEW  
TOP VIEW  
(Not to Scale)  
V
OUT  
(Not to Scale)  
OUT  
Figure 3. 8-Lead MSOP  
(RM-8) Pin Configuration  
Figure 4. 6-Lead SOT-23  
(RJ-6) Pin Configuration  
Table 5. Pin Function Descriptions  
MSOP SOT-23  
Pin No. Pin No. Mnemonic Description  
1
VDD  
Power Supply Input. These parts can be operated from 2.5 V to 5.5 V and the supply should be decoupled  
with a 10 μF in parallel with a 0.1 μF capacitor to GND.  
2
3
4
5
5
A0  
Address Input. Sets the least significant bit of the 7-bit slave address.  
N/A  
4
A1  
Address Input. Sets the second least significant bit of the 7-bit slave address.  
Buffered Analog Output Voltage from the DAC. The output amplifier has rail-to-rail operation.  
VOUT  
PD  
N/A  
Active Low Control Input. Acts as a hardware power-down option. This pin overrides any software  
power-down option. The DAC output goes three-state and the current consumption of the part  
drops to 50 nA @ 3 V (200 nA @ 5 V).  
7
3
2
SCL  
Serial Clock Line. This is used in conjunction with the SDA line to clock data into the 1ꢀ-bit input shift  
register. Clock rates of up to 400 kbps can be accommodated in the I2C-compatible interface. SCL may  
be CMOS/TTL driven.  
Serial Data Line. This is used in conjunction with the SCL line to clock data into the 1ꢀ-bit input shift  
register during the write cycle and to read back one or two bytes of data (one byte for the AD5301,  
two bytes for the AD5311/AD5321) during the read cycle. It is a bidirectional open-drain data line that  
should be pulled to the supply with an external pull-up resistor. If not used in readback mode, SDA may  
be CMOS/TTL driven.  
SDA  
8
1
GND  
Ground Reference Point for All Circuitry on the Part.  
Rev. B | Page 7 of 24  
 

与AD5311BRTZ-500RL71相关器件

型号 品牌 描述 获取价格 数据表
AD5311BRTZ-REEL ADI SERIAL INPUT LOADING, 7us SETTLING TIME, 10-BIT DAC, PDSO6, ROHS COMPLIANT, MO-178AB, SOT-

获取价格

AD5311BRTZ-REEL1 ADI 2.5 V to 5.5 V, 120 μA, 2-Wire Interface, Vo

获取价格

AD5311BRTZ-REEL7 ROCHESTER SERIAL INPUT LOADING, 7 us SETTLING TIME, 10-BIT DAC, PDSO6, ROHS COMPLIANT, MO-178AB, SOT

获取价格

AD5311BRTZ-REEL71 ADI 2.5 V to 5.5 V, 120 μA, 2-Wire Interface, Vo

获取价格

AD5311R ADI 10位 nanoDAC、I2C 接口以及2 ppm/°C 片内基准电压源

获取价格

AD5312 ADI +2.5 V to +5.5 V, 230 uA Dual Rail-to-Rail, Voltage Output 8-/10-/12-Bit DACs

获取价格