Full-Feature −48 V Hot Swap Controller
Data Sheet
ADM1073
FEATURES
FUNCTIONAL BLOCK DIAGRAM
Precision inrush linear current limit
Soft start inrush current limit profiling
Precision maximum on-time in current limit
Maximum on-time modulated by FET drain voltage for
additional SOA protection
Adjustable PWM retry scheme and multiple device cascading
capability for charging large capacitive loads
Limited number of PWM cycles for FET SOA protection under
short circuit condition
Ability to configure device as continuous autoretry with a
5-second cooling period
Shunt regulator topology to allow very large transient input
supplies
V
SPLYGD
IN
PWRGD
DRAIN
V
AND
CC
FOLDBACK
AND PWRGD
REFERENCE
GENERATOR
OVERVOLTAGE
DETECTOR
OV
UV
V
IN
UNDERVOLTAGE
DETECTOR
50∝A
100mV(MAX)
GATE
SOFT START
CONTROL
SS
SENSE
tON CONTROL
TIMER
FAULT TIMER
AND CONTROL
V
EE
5 SECOND
SHUTDOWN
Separate UV and OV pins for programming allowable input
supply window
PWM
TIMEOUT
OSCILLATOR
Programmable OV hysteresis using current source into pin
when supply is high
SHDN
RESTART
LATCHED
Programmable UV hysteresis using current sink from pin
when supply is low
Figure 1.
output indicates when capacitor charging complete
PWRGD
APPLICATIONS
output indicates when supply is within
Central office switching
SPLYGD
valid window
Telecommunication and data communication equipment
−48 V distributed power systems
Negative power supply control
High availability servers
output indicates the end of the retry cycle before
LATCHED
load capacitance is charged
input for user-commanded shutdown
SHDN
input for user-triggered 5-second shutdown and
autorestart— virtual card reseat
RESTART
−48 V power supply modules
Disk arrays
GENERAL DESCRIPTION
The ADM1073 is a full-feature, negative voltage, hot swap
controller that allows boards to be safely inserted and removed
from a live −48 V backplane. The part provides precise and
robust current limiting, and protection against both transient
and nontransient short circuits in overvoltage and undervoltage
conditions. The ADM1073 can operate from a negative voltage
of −18 V to −80 V and can tolerate transient voltages of up to
−200 V.
A built-in soft start function allows control of the inrush
current profile by an external capacitor on the soft start (SS)
pin.
An external capacitor on the TIMER pin determines the time
for which the FET gate is controlled to be high when maximum
inrush current flows. The ADM1073 employs a limited consec-
utive retry scheme, whereby, if the load capacitance is not fully
charged within one attempt, the FET gate is pulled low and
retries after a cooling period.
Inrush current is limited to a programmable value by control-
ling the gate drive of an external N-channel FET. The maximum
(continued on Page 3)
current limit is set by the choice of the sense resistor, RSENSE
.
Rev. B
Document Feedback
Information furnishedby Analog Devices is believedto be accurate andreliable. However, no
responsibilityisassumedbyAnalog Devices for its use, nor for anyinfringements of patents or other
rightsofthird partiesthat may result from its use. Specifications subject to change without notice. No
license isgrantedbyimplication or otherwise under anypatent or patent rights of Analog Devices.
Trademarks andregisteredtrademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2004–2013 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
5秒后页面跳转
MAX487芯片引脚图及功能、应用领域详解
IR2110驱动芯片引脚图及功能、电路图详解
74LS74是什么芯片 74LS74引脚图及功能表
CD4511芯片引脚图及功能、电路图解析
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
