5秒后页面跳转
AD9520-5BCPZ-REEL7 PDF预览

AD9520-5BCPZ-REEL7

更新时间: 2024-02-27 16:17:24
品牌 Logo 应用领域
亚德诺 - ADI 晶体时钟发生器微控制器和处理器外围集成电路
页数 文件大小 规格书
80页 1517K
描述
12 LVPECL/24 CMOS Output Clock Generator

AD9520-5BCPZ-REEL7 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFN
包装说明:HVQCCN,针数:64
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.31
JESD-30 代码:S-XQCC-N64JESD-609代码:e3
长度:9 mm湿度敏感等级:3
端子数量:64最高工作温度:85 °C
最低工作温度:-40 °C最大输出时钟频率:250 MHz
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):260主时钟/晶体标称频率:250 MHz
认证状态:Not Qualified座面最大高度:1 mm
最大供电电压:3.465 V最小供电电压:3.135 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:40宽度:9 mm
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHERBase Number Matches:1

AD9520-5BCPZ-REEL7 数据手册

 浏览型号AD9520-5BCPZ-REEL7的Datasheet PDF文件第2页浏览型号AD9520-5BCPZ-REEL7的Datasheet PDF文件第3页浏览型号AD9520-5BCPZ-REEL7的Datasheet PDF文件第4页浏览型号AD9520-5BCPZ-REEL7的Datasheet PDF文件第5页浏览型号AD9520-5BCPZ-REEL7的Datasheet PDF文件第6页浏览型号AD9520-5BCPZ-REEL7的Datasheet PDF文件第7页 
12 LVPECL/24 CMOS Output  
Clock Generator  
AD9520-5  
FEATURES  
FUNCTIONAL BLOCK DIAGRAM  
CP  
Low phase noise, phase-locked loop (PLL)  
Supports external 3.3 V/5 V VCO/VCXO to 2.4 GHz  
1 differential or 2 single-ended reference inputs  
Accepts CMOS, LVDS, or LVPECL references to 250 MHz  
Accepts 16.67 MHz to 33.3 MHz crystal for reference input  
Optional reference clock doubler  
STATUS  
MONITOR  
REF1  
REF2  
REFIN  
REFIN  
Reference monitoring capability  
ZERO  
DELAY  
Auto and manual reference switchover/holdover modes,  
with selectable revertive/nonrevertive switching  
Glitch-free switchover between references  
Automatic recovery from holdover  
Digital or analog lock detect, selectable  
Optional zero delay operation  
Twelve 1.6 GHz LVPECL outputs divided into 4 groups  
Each group of 3 has a 1-to-32 divider with phase delay  
Additive output jitter as low as 225 fs rms  
Channel-to-channel skew grouped outputs <16 ps  
Each LVPECL output can be configured as 2 CMOS outputs  
(for fOUT ≤ 250 MHz)  
Automatic synchronization of all outputs on power-up  
Manual synchronization of outputs as needed  
SPI- and I²C-compatible serial control port  
64-lead LFCSP  
CLK  
CLK  
DIVIDER  
AND MUXES  
LVPECL/  
CMOS  
OUT0  
OUT1  
OUT2  
DIV/Φ  
DIV/Φ  
DIV/Φ  
DIV/Φ  
OUT3  
OUT4  
OUT5  
OUT6  
OUT7  
OUT8  
OUT9  
OUT10  
OUT11  
2
SPI/I C CONTROL  
PORT AND  
DIGITAL LOGIC  
EEPROM  
AD9520-5  
Figure 1.  
The AD9520 features 12 LVPECL outputs in four groups. Any  
of the 1.6 GHz LVPECL outputs can be reconfigured as two  
250 MHz CMOS outputs.  
Nonvolatile EEPROM stores configuration settings  
APPLICATIONS  
Low jitter, low phase noise clock distribution  
Clock generation and translation for SONET, 10Ge, 10G FC,  
and other 10 Gbps protocols  
Each group of outputs has a divider that allows both the divide  
ratio (from 1 to 32) and the phase (coarse delay) to be set.  
The AD9520 is available in a 64-lead LFCSP and can be operated  
from a single 3.3 V supply. The external VCO can have an  
operating voltage up to 5.5 V. A separate output driver power  
supply can be from 2.375 V to 3.465 V.  
Forward error correction (G.710)  
Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs  
High performance wireless transceivers  
ATE and high performance instrumentation  
Broadband infrastructures  
The AD9520 is specified for operation over the standard industrial  
range of −40°C to +85°C.  
GENERAL DESCRIPTION  
The AD9520-51 provides a multioutput clock distribution  
function with subpicosecond jitter performance, along with an  
on-chip PLL that can be used with an external VCO.  
The AD9520 serial interface supports both SPI and IꢀC® ports.  
An in-package EEPROM can be programmed through the serial  
interface and store user-defined register settings for power-up  
and chip reset.  
1 The AD9520 is used throughout this data sheet to refer to all the members of the AD9520 family. However, when AD9520-5 is used, it refers to that specific member of  
the AD9520 family.  
Rev. 0  
Information furnished by Analog Devices is believed to be accurate and reliable. However, no  
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
rights of third parties that may result from its use. Specifications subject to change without notice. No  
Tel: 781.329.4700  
Fax: 781.461.3113  
www.analog.com  
©2008 Analog Devices, Inc. All rights reserved.  
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.  
Trademarks and registeredtrademarks arethe property of their respective owners.  
 

与AD9520-5BCPZ-REEL7相关器件

型号 品牌 描述 获取价格 数据表
AD9521CHIPS ADI AD9521CHIPS

获取价格

AD9521JH ETC Log/Antilog Amplifier

获取价格

AD9521KH ETC Log/Antilog Amplifier

获取价格

AD9521SE ETC Log/Antilog Amplifier

获取价格

AD9521SH ETC Log/Antilog Amplifier

获取价格

AD9521TE ETC Log/Antilog Amplifier

获取价格