Analog/DVI
Dual-Display Interface
AD9396
FEATURES
FUNCTIONAL BLOCK DIAGRAM
Analog/DVI dual interface
Supports high bandwidth digital content protection
RGB-to-YCbCr 2-way color conversion
Automated clamping level adjustment
1.8 V/3.3 V power supply
100-lead, Pb-free LQFP
RGB and YCbCr output formats
Analog interface
ANALOG INTERFACE
R/G/B 8 × 3
OR YCbCr
R/G/B OR YPbPr
R/G/B OR YPbPr
IN0
2:1
MUX
CLAMP
A/D
IN1
HSYNC 0
HSYNC 1
2:1
MUX
2
DATACK
HSOUT
HSYNC 0
HSYNC 1
2:1
SYNC
PROCESSING
AND
MUX
VSOUT
2:1
MUX
SOGIN 0
SOGIN 1
SOGOUT
CLOCK
GENERATION
COAST
FILT
REFOUT
REFIN
REF
R/G/B 8 × 3
CKINV
CKEXT
YCbCr (4:2:2
OR 4:4:4)
8-bit triple ADC
150 MSPS maximum conversion rate
Macrovision® detection
2:1 input mux
2
SCL
SDA
DATACK
SERIAL REGISTER
AND
POWER MANAGEMENT
HSOUT
VSOUT
SOGOUT
DE
Full sync processing
DIGITAL INTERFACE
R/G/B 8 × 3
OR YCbCr
Sync detect for hot plugging
Midscale clamping
Digital video interface
Rx0+
Rx0–
2
DATACK
DE
Rx1+
Rx1–
HSYNC
VSYNC
Rx2+
DVI RECEIVER
DVI 1.0
Rx2–
RxC+
RxC–
RTERM
150 MHz DVI receiver
Supports HDCP 1.1
MCL
MDA
APPLICATIONS
HDCP
DDCSCL
DDCSDA
Advanced TVs
HDTVs
Projectors
LCD monitors
AD9396
Figure 1.
GENERAL DESCRIPTION
clock output frequencies range from 12 MHz to 150 MHz. PLL
clock jitter is typically less than 700 ps p-p at 150 MHz. The
AD9396 also offers full sync processing for composite sync and
sync-on-green (SOG) applications.
The AD9396 offers designers the flexibility of an analog
interface and digital visual interface (DVI) receiver integrated
on a single chip. Also included is support for high bandwidth
digital content protection (HDCP).
The AD9396 contains a DVI-compatible receiver and supports
all HDTV formats (up to 1080p and 720p) and display
resolutions up to SXGA (1280 × 1024 @ 80 Hz). The receiver
features an intrapair skew tolerance of up to one full clock cycle.
With the inclusion of HDCP, displays may now receive
encrypted video content. The AD9396 allows for authentication
of a video receiver, decryption of encoded data at the receiver,
and renewability of that authentication during transmission as
specified by the HDCP 1.1 protocol.
The AD9396 is a complete 8-bit, 150 MSPS monolithic analog
interface optimized for capturing component video (YPbPr)
and RGB graphics signals. Its 150 MSPS encode rate capability
and full power analog bandwidth of 330 MHz supports all
HDTV formats (up to 1080p and 720p) and FPD resolutions up
to SXGA (1280 × 1024 @ 80 Hz).
The analog interface includes a 150 MHz triple ADC with
internal 1.25 V reference, a phase-locked loop (PLL), program-
mable gain, offset, and clamp control. The user provides only
1.8 V and 3.3 V power supply, analog input, and HSYNC.
Three-state CMOS outputs may be powered from 1.8 V to 3.3V.
The on-chip PLL generates a pixel clock from HSYNC. Pixel
Fabricated in an advanced CMOS process, the AD9396 is pro-
vided in a space-saving, 100-lead, surface-mount, Pb-free plastic
LQFP and is specified over the 0ºC to 70ºC temperature range.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
www.analog.com
© 2005 Analog Devices, Inc. All rights reserved.
5秒后页面跳转
常用8脚开关电源芯片型号大全
74HC04芯片引脚图及功能、应用电路图讲解
CR6842芯片参数、引脚配置、应用电路图详解
国产PoE供电芯片选型替代指南，你想要的都在这里！
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
