5秒后页面跳转
AD808-622BRRL PDF预览

AD808-622BRRL

更新时间: 2024-02-29 19:27:00
品牌 Logo 应用领域
亚德诺 - ADI 光纤ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路光电二极管异步传输模式时钟
页数 文件大小 规格书
12页 148K
描述
Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming

AD808-622BRRL 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:SOP,针数:16
Reach Compliance Code:unknown风险等级:5.8
JESD-30 代码:R-PDSO-G16JESD-609代码:e3
长度:9.9 mm湿度敏感等级:1
功能数量:1端子数量:16
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260认证状态:COMMERCIAL
座面最大高度:1.75 mm标称供电电压:5 V
表面贴装:YES电信集成电路类型:ATM/SONET/SDH RECEIVER
温度等级:INDUSTRIAL端子面层:MATTE TIN
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
宽度:3.9 mmBase Number Matches:1

AD808-622BRRL 数据手册

 浏览型号AD808-622BRRL的Datasheet PDF文件第2页浏览型号AD808-622BRRL的Datasheet PDF文件第3页浏览型号AD808-622BRRL的Datasheet PDF文件第4页浏览型号AD808-622BRRL的Datasheet PDF文件第5页浏览型号AD808-622BRRL的Datasheet PDF文件第6页浏览型号AD808-622BRRL的Datasheet PDF文件第7页 
Fiber Optic Receiver with Quantizer and  
Clock Recovery and Data Retiming  
a
AD808  
FEATURES  
Meets CCITT G.958 Requirem ents  
for STM-4 RegeneratorType A  
frequency acquisition without false lock. T his eliminates a reli-  
ance on external components such as a crystal or a SAW filter,  
to aid frequency acquisition.  
Meets Bellcore TR-NWT-000253 Requirem ents for OC-12  
Output J itter: 2.5 Degrees RMS  
622 Mbps Clock Recovery and Data Retim ing  
Accepts NRZ Data, No Pream ble Required  
Phase-Locked Loop Type Clock Recovery—  
No Crystal Required  
T he AD808 acquires frequency and phase lock on input data  
using two control loops that work without requiring external  
control. T he frequency acquisition control loop initially acquires  
the frequency of the input data, acquiring frequency lock on  
random or scrambled data without the need for a preamble. At  
frequency lock, the frequency error is zero and the frequency  
detector has no further effect. T he phase acquisition control  
loop then works to ensure that the output phase tracks the input  
phase. A patented phase detector has virtually eliminated pat-  
tern jitter throughout the AD808.  
Quantizer Sensitivity: 4 m V  
Level Detect Range: 10 m V to 40 m V, Program m able  
Single Supply Operation: +5 V or –5.2 V  
Low Pow er: 400 m W  
10 KH ECL/ PECL Com patible Output  
Package: 16-Lead Narrow 150 m il SOIC  
T he device VCO uses a ring oscillator architecture and patented  
low noise design techniques. Jitter is 2.5 degrees rms. T his low  
jitter results from using a fully differential signal architecture,  
Power Supply Rejection Ratio circuitry and a dielectrically  
isolated process that provides immunity from extraneous signals  
on the IC. T he device can withstand hundreds of millivolts of  
power supply noise without an effect on jitter performance.  
P RO D UCT D ESCRIP TIO N  
T he AD808 provides the receiver functions of data quantiza-  
tion, signal level detect, clock recovery and data retiming for  
622 Mbps NRZ data. T he device, together with a PIN  
diode/preamplifier combination, can be used for a highly inte-  
grated, low cost, low power SONET OC-12 or SDH ST M-4  
fiber optic receiver.  
T he user sets the jitter peaking and acquisition time of the PLL  
by choosing a damping factor capacitor whose value determines  
loop damping. CCIT T G.958 T ype A jitter transfer require-  
ments can easily be met with a damping factor of 5 or greater.  
T he receiver front end signal level detect circuit indicates when  
the input signal level has fallen below a user adjustable thresh-  
old. T he threshold is set with a single external resistor. T he  
signal level detect circuit 3 dB optical hysteresis prevents chatter  
at the signal level detect output.  
Device design guarantees that the clock output frequency will  
drift by less than 20% in the absence of input data transitions.  
Shorting the damping factor capacitor, CD, brings the clock  
output frequency to the VCO center frequency.  
T he AD808 consumes 400 mW and operates from a single  
power supply at either +5 V or –5.2 V.  
T he PLL has a factory trimmed VCO center frequency and a  
frequency acquisition control loop that combine to guarantee  
FUNCTIO NAL BLO CK D IAGRAM  
CF1 CF2  
QUANTIZER  
PIN  
COMPENSATING  
ZERO  
LOOP  
FILTER  
DET  
NIN  
PHASE-LOCKED LOOP  
VCO  
SIGNAL  
THRADJ  
LEVEL  
DETECTOR  
CLKOUTP  
CLKOUTN  
F
DET  
LEVEL  
DETECT  
COMPARATOR/  
BUFFER  
DATAOUTP  
DATAOUTN  
RETIMING  
DEVICE  
AD808  
SDOUT  
REV. 0  
Inform ation furnished by Analog Devices is believed to be accurate and  
reliable. However, no responsibility is assum ed by Analog Devices for its  
use, nor for any infringem ents of patents or other rights of third parties  
which m ay result from its use. No license is granted by im plication or  
otherwise under any patent or patent rights of Analog Devices.  
One Technology Way, P.O. Box 9106, Norw ood, MA 02062-9106, U.S.A.  
Tel: 781/ 329-4700  
Fax: 781/ 326-8703  
World Wide Web Site: http:/ / w w w .analog.com  
© Analog Devices, Inc., 1998  

与AD808-622BRRL相关器件

型号 品牌 描述 获取价格 数据表
AD808-622BRRL7 ADI Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming

获取价格

AD808-622BRZ ADI 622 Mbps, Low Power, Post-Amp/Clock and Data Recovery IC

获取价格

AD808-622BRZRL7 ADI 622 Mbps, Low Power, Post-Amp/Clock and Data Recovery IC

获取价格

AD809 ADI 155.52 MHz Frequency Synthesizer

获取价格

AD8091 ADI Low-Cost, High-Speed Rail-to-Rail Amplifiers

获取价格

AD8091_05 ADI Low Cost, High Speed Rail-to-Rail Amplifiers

获取价格