PRELIMINARYTECHNICALDATA
3MSPS,12-/10-/8-Bit
a
Preliminary Technical Data
ADCs in 6-Lead TSOT
AD7276/AD7277/AD7278
FUNCTIONAL BLOCK DIAGRAM
FEATURES
Fast Throughput Rate: 3MSPS
Specified for VDD of 2.35 V to 3.6V
Low Power:
V
DD
13.5 mW max at 3MSPS with 3V Supplies
TBD mW typ at 1.5MSPS with 3V Supplies
Wide Input Bandwidth:
70dB SNR at 1MHz Input Frequency
Flexible Power/Serial Clock Speed Management
No Pipeline Delays
8-/10-/12-BIT
SUCCESSIVE
APPROXIMATION
V
T/H
IN
ADC
High Speed Serial Interface
SPITM/QSPITM/MICROWIRETM/DSPCompatible
Power Down Mode: 1µA max
6-Lead TSOT Package
SCLK
CONTROL
SDATA
LOGIC
8-lead MSOP Package
AD7476 and AD7476A pin compatible
AD7276/AD7277/AD7278
APPLICATIONS
GND
Battery-Powered Systems
Personal Digital Assistants
Medical Instruments
MobileCommunications
Instrumentation and Control Systems
Data Acquisition Systems
High-SpeedModems
Optical Sensors
GENERAL DESCRIPTION
PRODUCT HIGHLIGHTS
The AD7276/AD7277/AD7278 are 12-bit, 10-bit and 8-
bit, high speed, low power, successive-approximation
ADCs respectively. The parts operate from a single 2.35V
to 3.6 V power supply and feature throughput rates up to 3
MSPS. The parts contain a low-noise, wide bandwidth
track/hold amplifier which can handle input frequencies in
excess of TBD MHz.
1. 3MSPS ADCs in a 6-lead TSOT package.
2. AD7476/77/78 and AD7476A/77A/78A pin compatible.
3. High Throughput with Low Power Consumption.
4. Flexible Power/Serial Clock Speed Management.
The conversion rate is determined by the serial clock
allowing the conversion time to be reduced through the
serial clock speed increase. This allows the average
power consumption to be reduced when a power-down
mode is used while not converting. The part also
features a power-down mode to maximize power effi-
ciency at lower throughput rates. Current consumption is
1 µA max when in Power-Down mode.
The conversion process and data acquisition are controlled
using CS and the serial clock, allowing the devices to
interface with microprocessors or DSPs. The input signal
is sampled on the falling edge of CS and the conversion is
also initiated at this point. There are no pipeline delays
associated with the part.
The AD7276/AD7277/AD7278 use advanced design
techniques to achieve very low power dissipation at high
throughput rates.
5. Reference derived from the power supply.
6. No Pipeline Delay.
The parts feature a standard successive-approximation
ADC with accurate control of the sampling instant via a
CS input and once-off conversion control.
The reference for the part is taken internally from VDD.
This allows the widest dynamic input range to the ADC.
Thus the analog input range for the part is 0 to VDD. The
conversion rate is determined by the SCLK.
REV. PrF (6/04)
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights ofAnalog Devices.Trademarks
and registered tradermarks are the property of their respective companies.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
Fax: 781/326-8703
World Wide Web Site: http://www.analog.com
Analog Devices, Inc., 2004