5秒后页面跳转
AD6641BCPZ-500 PDF预览

AD6641BCPZ-500

更新时间: 2024-02-16 04:34:44
品牌 Logo 应用领域
亚德诺 - ADI 转换器模数转换器光电二极管信息通信管理接收机
页数 文件大小 规格书
28页 632K
描述
250 MHz Bandwidth DPD Observation Receiver

AD6641BCPZ-500 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFN
包装说明:HVQCCN,针数:56
Reach Compliance Code:compliantECCN代码:5A991.B
HTS代码:8542.39.00.01风险等级:2.28
Is Samacsys:N最大模拟输入电压:1.6 V
最小模拟输入电压:1.18 V转换器类型:ADC, PROPRIETARY METHOD
JESD-30 代码:S-XQCC-N56JESD-609代码:e3
长度:8 mm湿度敏感等级:3
模拟输入通道数量:1位数:12
功能数量:1端子数量:56
最高工作温度:85 °C最低工作温度:-40 °C
输出位码:OFFSET BINARY, 2'S COMPLEMENT BINARY, GRAY CODE输出格式:PARALLEL, WORD
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):260认证状态:Not Qualified
采样速率:500 MHz采样并保持/跟踪并保持:SAMPLE
座面最大高度:1 mm标称供电电压:1.9 V
表面贴装:YES技术:BICMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:8 mmBase Number Matches:1

AD6641BCPZ-500 数据手册

 浏览型号AD6641BCPZ-500的Datasheet PDF文件第2页浏览型号AD6641BCPZ-500的Datasheet PDF文件第3页浏览型号AD6641BCPZ-500的Datasheet PDF文件第4页浏览型号AD6641BCPZ-500的Datasheet PDF文件第5页浏览型号AD6641BCPZ-500的Datasheet PDF文件第6页浏览型号AD6641BCPZ-500的Datasheet PDF文件第7页 
250 MHz Bandwidth  
DPD Observation Receiver  
AD6641  
FEATURES  
GENERAL DESCRIPTION  
SNR = 65.8 dBFS at fIN up to 250 MHz at 500 MSPS  
ENOB of 10.5 bits at fIN up to 250 MHz at 500 MSPS (−1.0 dBFS)  
SFDR = 80 dBc at fIN up to 250 MHz at 500 MSPS (−1.0 dBFS)  
Excellent linearity  
DNL = 0.5 LSB typical, INL = 0.6 LSB typical  
Integrated 16k × 12 FIFO  
FIFO readback options  
12-bit parallel CMOS at 62.5 MHz  
6-bit DDR LVDS interface  
SPORT at 62.5 MHz  
SPI at 25 MHz  
High speed synchronization capability  
1 GHz full power analog bandwidth  
Integrated input buffer  
The AD6641 is a 250 MHz bandwidth digital predistortion  
(DPD) observation receiver that integrates a 12-bit 500 MSPS  
ADC, a 16k × 12 FIFO, and a multimode back end that allows  
users to retrieve the data through a serial port (SPORT), the SPI  
interface, a 12-bit parallel CMOS port, or a 6-bit DDR LVDS  
port after being stored in the integrated FIFO memory. It is opti-  
mized for outstanding dynamic performance and low power  
consumption and is suitable for use in telecommunications  
applications such as a digital predistortion observation path  
where wider bandwidths are desired. All necessary functions,  
including the sample-and-hold and voltage reference, are  
included on the chip to provide a complete signal conversion  
solution.  
The on-chip FIFO allows small snapshots of time to be captured  
via the ADC and read back at a lower rate. This reduces the  
constraints of signal processing by transferring the captured  
data at an arbitrary time and at a much lower sample rate. The  
FIFO can be operated in several user-programmable modes. In  
the single capture mode, the ADC data is captured when sig-  
naled via the SPI port or the use of the external FILL pins. In  
the continuous capture mode, the data is loaded continuously  
into the FIFO and the FILL pins are used to stop this operation.  
On-chip reference, no external decoupling required  
Low power dissipation  
695 mW at 500 MSPS  
Programmable input voltage range  
1.18 V to 1.6 V, 1.5 V nominal  
1.9 V analog and digital supply operation  
1.9 V or 3.3 V SPI and SPORT operation  
Clock duty cycle stabilizer  
Integrated data clock output with programmable clock and  
data alignment  
APPLICATIONS  
Wireless and wired broadband communications  
Communications test equipment  
Power amplifier linearization  
FUNCTIONAL BLOCK DIAGRAM  
FILL+ FILL– DUMP  
CLK+  
CLK–  
CLOCK AND CONTROL  
PCLK+  
PCLK–  
PARALLEL  
VIN+  
VIN–  
PD[5:0]± IN DDR LVDS MODE  
OR PD[11:0] IN CMOS MODE  
AND  
SPORT  
OUTPUTS  
FIFO  
16k × 12  
ADC  
SP_SCLK  
SP_SDFS  
SP_SDO  
SPI CONTROL  
AND DATA  
REFERENCE  
FULL  
EMPTY  
VREF  
SCLK, SDIO, AND CSB  
Figure 1.  
Rev. 0  
Information furnished by Analog Devices is believed to be accurate and reliable. However, no  
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other  
rights of third parties that may result from its use. Specifications subject to change without notice. No  
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.  
Trademarks and registeredtrademarks arethe property of their respective owners.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700  
Fax: 781.461.3113  
www.analog.com  
©2011 Analog Devices, Inc. All rights reserved.  
 

与AD6641BCPZ-500相关器件

型号 品牌 描述 获取价格 数据表
AD6641BCPZRL7-500 ADI 250 MHz Bandwidth DPD Observation Receiver

获取价格

AD6642 ADI Dual IF Receiver

获取价格

AD6642BBCZ ADI Dual IF Receiver

获取价格

AD6642BBCZRL ADI Dual IF Receiver

获取价格

AD6642EBZ ADI Dual IF Receiver

获取价格

AD6643 ADI Dual IF Receiver 1.8 V supply voltages Internal ADC voltage reference

获取价格