5秒后页面跳转
捷配首页

Datasheet > 转换器 > 数模转换器> AD5331BRU
AD5331BRU PDF预览

AD5331BRU

更新时间： 2024-02-15 17:03:39
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
20页 352K
描述
2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs

阅读下载

获取价格

AD5331BRU 技术参数

是否无铅： 含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：TSSOP
包装说明：TSSOP, SSOP20,.25针数：20
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.3
转换器类型：D/A CONVERTER输入位码：BINARY
输入格式：PARALLEL, WORDJESD-30 代码：R-PDSO-G20
JESD-609代码：e3长度：6.5 mm
最大线性误差 (EL)：0.29%湿度敏感等级：1
位数：10功能数量：1
端子数量：20最高工作温度：105 °C
最低工作温度：-40 °C封装主体材料：PLASTIC/EPOXY
封装代码：TSSOP封装等效代码：SSOP20,.25
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：260电源：3/5 V
认证状态：Not Qualified座面最大高度：1.2 mm
最大稳定时间：9 µs标称安定时间 (tstl)：7 µs
子类别：Other Converters最大压摆率：0.25 mA
标称供电电压：3 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Matte Tin (Sn)端子形式：GULL WING
端子节距：0.65 mm端子位置：DUAL
处于峰值回流温度下的最长时间：40宽度：4.4 mm
Base Number Matches：1

AD5331BRU 数据手册

 浏览型号AD5331BRU的Datasheet PDF文件第2页浏览型号AD5331BRU的Datasheet PDF文件第3页浏览型号AD5331BRU的Datasheet PDF文件第4页浏览型号AD5331BRU的Datasheet PDF文件第5页浏览型号AD5331BRU的Datasheet PDF文件第6页浏览型号AD5331BRU的Datasheet PDF文件第7页 
2.5 V to 5.5 V, 115 ␮A, Parallel Interface  
Single Voltage-Output 8-/10-/12-Bit DACs  
a
AD5330/AD5331/AD5340/AD5341*  
FEATURES  
GENERAL DESCRIPTION  
AD5330: Single 8-Bit DAC in 20-Lead TSSOP  
The AD5330/AD5331/AD5340/AD5341 are single 8-, 10-, and  
AD5331: Single 10-Bit DAC in 20-Lead TSSOP  
AD5340: Single 12-Bit DAC in 24-Lead TSSOP  
AD5341: Single 12-Bit DAC in 20-Lead TSSOP  
Low Power Operation: 115 ␮A @ 3 V, 140 ␮A @ 5 V  
Power-Down to 80 nA @ 3 V, 200 nA @ 5 V via PD Pin  
2.5 V to 5.5 V Power Supply  
12-bit DACs. They operate from a 2.5 V to 5.5 V supply con-  
suming just 115 µA at 3 V, and feature a power-down mode that  
further reduces the current to 80 nA. These devices incorporate  
an on-chip output buffer that can drive the output to both  
supply rails, while the AD5330, AD5340, and AD5341 allow a  
choice of buffered or unbuffered reference input.  
Double-Buffered Input Logic  
The AD5330/AD5331/AD5340/AD5341 have a parallel interface.  
CS selects the device and data is loaded into the input registers  
on the rising edge of WR.  
Guaranteed Monotonic by Design Over All Codes  
Buffered/Unbuffered Reference Input Options  
Output Range: 0–VREF or 0–2 VREF  
Power-On Reset to Zero Volts  
Simultaneous Update of DAC Outputs via LDAC Pin  
Asynchronous CLR Facility  
Low Power Parallel Data Interface  
On-Chip Rail-to-Rail Output Buffer Amplifiers  
Temperature Range: –40؇C to +105؇C  
The GAIN pin allows the output range to be set at 0 V to VREF  
or 0 V to 2 × VREF  
.
Input data to the DACs is double-buffered, allowing simultaneous  
update of multiple DACs in a system using the LDAC pin.  
An asynchronous CLR input is also provided, which resets the  
contents of the Input Register and the DAC Register to all zeros.  
These devices also incorporate a power-on reset circuit that ensures  
that the DAC output powers on to 0 V and remains there until  
valid data is written to the device.  
APPLICATIONS  
Portable Battery-Powered Instruments  
Digital Gain and Offset Adjustment  
Programmable Voltage and Current Sources  
Programmable Attenuators  
The AD5330/AD5331/AD5340/AD5341 are available in Thin  
Shrink Small Outline Packages (TSSOP).  
Industrial Process Control  
AD5330 FUNCTIONAL BLOCK DIAGRAM  
(Other Diagrams Inside)  
V
V
DD  
REF  
POWER-ON  
RESET  
AD5330  
BUF  
DAC  
REGISTER  
INPUT  
REGISTER  
GAIN  
8-BIT  
DAC  
DB  
V
BUFFER  
7
.
OUT  
.
INTER-  
FACE  
LOGIC  
DB  
0
CS  
WR  
CLR  
RESET  
POWER-DOWN  
LOGIC  
LDAC  
GND  
PD  
*Protected by U.S. Patent Number 5,969,657; other patents pending.  
REV. 0  
Information furnished by Analog Devices is believed to be accurate and  
reliable. However, no responsibility is assumed by Analog Devices for its  
use, nor for any infringements of patents or other rights of third parties  
which may result from its use. No license is granted by implication or  
otherwise under any patent or patent rights of Analog Devices.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781/329-4700  
Fax: 781/326-8703  
World Wide Web Site: http://www.analog.com  
© Analog Devices, Inc., 2000  
1234567...20

下载PDF

与AD5331BRU相关器件

型号 品牌 描述 获取价格 数据表
AD5331BRU-REEL ADI 2.5 V to 5.5 V, 115 μA, Parallel Interface S

获取价格
AD5331BRU-REEL7 ADI 2.5 V to 5.5 V, 115 μA, Parallel Interface S

获取价格
AD5331BRUZ ADI 2.5V to 5.5V, 115µA Parallel Interface Single Voltage Output 10-Bit DAC

获取价格
AD5331BRUZ ROCHESTER PARALLEL, WORD INPUT LOADING, 7 us SETTLING TIME, 10-BIT DAC, PDSO20, PLASTIC, TSSOP-20

获取价格
AD5331BRUZ1 ADI 2.5 V to 5.5 V, 115 μA, Parallel Interface S

获取价格
AD5331BRUZ-REEL ADI 2.5V to 5.5V, 115µA Parallel Interface Single Voltage Output 10-Bit DAC

获取价格

与AD5331BRU相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证