Datasheet > ACTS112K

ACTS112K

更新时间： 2024-11-24 22:38:59

品牌	Logo	应用领域
英特矽尔 - INTERSIL		触发器
页数	文件大小	规格书
3页	240K
描述
Radiation Hardened Dual J-K Flip-Flop

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ACTS112K 数据手册

ACTS112MS

Radiation Hardened

Dual J-K Flip-Flop

January 1996

Features

Pinouts

16 PIN CERAMIC DUAL-IN-LINE

MIL-STD-1835, DESIGNATOR CDIP2-T16,

• Devices QML Qualiﬁed in Accordance with MIL-PRF-38535

• Detailed Electrical and Screening Requirements are Contained in

SMD# 5962-96714 and Intersil’s QM Plan

LEAD FINISH C

TOP VIEW

• 1.25 Micron Radiation Hardened SOS CMOS

CP1

16 VCC

15 R1

14 R2

13 CP2

12 K2

11 J2

• Total Dose . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . >300K RAD (Si)

• Single Event Upset (SEU) Immunity: <1 x 10^-10Errors/Bit/Day

(Typ)

• SEU LET Threshold . . . . . . . . . . . . . . . . . . . . . . . >100 MEV-cm²/mg

• Dose Rate Upset . . . . . . . . . . . . . . . . >10¹¹RAD (Si)/s, 20ns Pulse

• Dose Rate Survivability. . . . . . . . . . . >10¹²RAD (Si)/s, 20ns Pulse

• Latch-Up Free Under Any Conditions

10 S2

GND

• Military Temperature Range . . . . . . . . . . . . . . . . . . -55^oC to +125^oC

• Signiﬁcant Power Reduction Compared to ALSTTL Logic

• DC Operating Voltage Range . . . . . . . . . . . . . . . . . . . . 4.5V to 5.5V

16 PIN CERAMIC FLATPACK

MIL-STD-1835, DESIGNATOR CDFP4-F16,

LEAD FINISH C

• Input Logic Levels

- VIL = 0.8V Max

TOP VIEW

CP1

VCC

- VIH = VCC/2 Min

• Input Current ≤ 1µA at VOL, VOH

• Fast Propagation Delay . . . . . . . . . . . . . . . . 26ns (Max), 16ns (Typ)

CP2

Description

The Intersil ACTS112MS is a Radiation Hardened Dual J-K Flip-Flop

with Set and Reset. The output change states on the negative transition

of the clock (CP1N or CP2N).

GND

The ACTS112MS utilizes advanced CMOS/SOS technology to achieve

high-speed operation. This device is a member of radiation hardened,

high-speed, CMOS/SOS Logic Family.

The ACTS112MS is supplied in a 16 lead Ceramic Flatpack (K sufﬁx) or

a Ceramic Dual-In-Line Package (D sufﬁx).

Ordering Information

PART NUMBER

5962F9671401VEC

5962F9671401VXC

ACTS112D/Sample

ACTS112K/Sample

ACTS112HMSR

TEMPERATURE RANGE

SCREENING LEVEL

MIL-PRF-38535 Class V

Sample

PACKAGE

-55 C to +125 C

16 Lead SBDIP

-55 C to +125 C

16 Lead Ceramic Flatpack

16 Lead SBDIP

25 C

Sample

16 Lead Ceramic Flatpack

Die

25 C

Die

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

Spec Number 518825

File Number 3570.1

12 3

中文翻译

下载PDF

与ACTS112K相关器件

型号	品牌	获取价格	描述	数据表
ACTS112K/SAMPLE	RENESAS	获取价格	J-K Flip-Flop, ACT Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, C
ACTS112K/SAMPLE-02	RENESAS	获取价格	ACT SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16, CERA
ACTS112KMSH	RENESAS	获取价格	ACTS112KMSH
ACTS112KMSR	RENESAS	获取价格	ACTS112KMSR
ACTS112MS	INTERSIL	获取价格	Radiation Hardened Dual J-K Flip-Flop
ACTS125D	INTERSIL	获取价格	Radiation Hardened Quad Buffer, Three-State
ACTS125D/SAMPLE	RENESAS	获取价格	ACT SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, CDIP14, SIDE BRAZED, CERAMIC, DIP-14
ACTS125D/SAMPLE-02	RENESAS	获取价格	ACT SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, CDIP14
ACTS125DMSH	RENESAS	获取价格	ACTS125DMSH
ACTS125HMSR	INTERSIL	获取价格	Radiation Hardened Quad Buffer, Three-State

与ACTS112K相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

42
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

33
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

61
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

57

产品中心

服务支持

精选活动

关于我们

帮助中心

ACTS112K

ACTS112K 数据手册

与ACTS112K相关器件

与ACTS112K相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ACTS112K

ACTS112K 数据手册

与ACTS112K相关器件

与ACTS112K相关文章

您还可以找

您在本页遇到什么问题？