5秒后页面跳转
ACS86MS PDF预览

ACS86MS

更新时间: 2024-01-13 17:30:50
品牌 Logo 应用领域
英特矽尔 - INTERSIL
页数 文件大小 规格书
6页 65K
描述
Radiation Hardened Quad 2-Input Exclusive OR Gate

ACS86MS 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:DFP, FL14,.3Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.73
系列:ACJESD-30 代码:R-CDFP-F14
JESD-609代码:e0负载电容(CL):50 pF
逻辑集成电路类型:XOR GATE功能数量:4
输入次数:2端子数量:14
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装代码:DFP
封装等效代码:FL14,.3封装形状:RECTANGULAR
封装形式:FLATPACK电源:5 V
Prop。Delay @ Nom-Sup:13 ns认证状态:Not Qualified
施密特触发器:NO筛选级别:38535V;38534K;883S
子类别:Gates最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:FLAT端子节距:1.27 mm
端子位置:DUAL总剂量:300k Rad(Si) V
Base Number Matches:1

ACS86MS 数据手册

 浏览型号ACS86MS的Datasheet PDF文件第2页浏览型号ACS86MS的Datasheet PDF文件第3页浏览型号ACS86MS的Datasheet PDF文件第4页浏览型号ACS86MS的Datasheet PDF文件第5页浏览型号ACS86MS的Datasheet PDF文件第6页 
ACS86MS  
Radiation Hardened  
Quad 2-Input Exclusive OR Gate  
April 1995  
Features  
Pinouts  
14 LEAD CERAMIC DUAL-IN-LINE  
MIL-STD-1835 DESIGNATOR, CDIP2-T14, LEAD FINISH C  
TOP VIEW  
• 1.25 Micron Radiation Hardened SOS CMOS  
• Total Dose 300K RAD (Si)  
• Single Event Upset (SEU) Immunity  
<1 x 10-10 Errors/Bit-Day (Typ)  
• SEU LET Threshold >80 MEV-cm2/mg  
A1  
B1  
1
2
3
4
5
6
7
14 VCC  
13 B4  
12 A4  
11 Y4  
10 B3  
• Dose Rate Upset >1011 RAD (Si)/s, 20ns Pulse  
Y1  
• Latch-Up Free Under Any Conditions  
• Military Temperature Range: -55oC to +125oC  
A2  
B2  
• Significant Power Reduction Compared to ALSTTL  
Logic  
Y2  
9
8
A3  
Y3  
GND  
• DC Operating Voltage Range: 4.5V to 5.5V  
• Input Logic Levels  
- VIL = 30% of VCC Max  
14 LEAD CERAMIC FLATPACK  
MIL-STD-1835 DESIGNATOR, CDFP3-F14, LEAD FINISH C  
TOP VIEW  
- VIH = 70% of VCC Min  
• Input Current 1µA at VOL, VOH  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
VCC  
B4  
A4  
Y4  
A1  
B1  
Description  
Y1  
The Intersil ACS86MS is a radiation hardened quad 2-input  
exclusive OR gate. A high logic level on both inputs forces  
the output to a logic low state.  
A2  
B2  
B3  
A3  
Y3  
Y2  
The ACS86MS utilizes advanced CMOS/SOS technology to  
achieve high-speed operation. This device is a member of the  
radiation hardened, high-speed, CMOS/SOS Logic Family.  
GND  
8
Ordering Information  
PART NUMBER  
ACS86DMSR  
TEMPERATURE RANGE  
SCREENING LEVEL  
Intersil Class S Equivalent  
Intersil Class S Equivalent  
Sample  
PACKAGE  
14 Lead SBDIP  
o
o
-55 C to +125 C  
o
o
ACS86KMSR  
-55 C to +125 C  
14 Lead Ceramic Flatpack  
14 Lead SBDIP  
o
ACS86D/Sample  
ACS86K/Sample  
ACS86HMSR  
+25 C  
o
+25 C  
Sample  
14 Lead Ceramic Flatpack  
Die  
o
+25 C  
Die  
Truth Table  
Functional Diagram  
INPUTS  
OUTPUT  
An  
L
Bn  
L
Yn  
L
(1, 4, 9, 12)  
An  
(3, 6, 8, 11)  
Yn  
L
H
L
H
H
L
Bn  
(2, 5, 10, 13)  
H
H
H
NOTE: L = Logic Level Low, H = Logic Level High  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
Spec Number 518849  
File Number 3995  
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999  
1

与ACS86MS相关器件

型号 品牌 描述 获取价格 数据表
ACS8942A SEMTECH Support Circuit, 1-Func, 5 X 5 MM, QFN-32

获取价格

ACS8944 SEMTECH Jitter Attenuating, Multiplying Phase Locked Loop for OC-12/STM-4

获取价格

ACS8944EVB SEMTECH Jitter Attenuating, Multiplying Phase Locked Loop for OC-12/STM-4

获取价格

ACS8944T SEMTECH Jitter Attenuating, Multiplying Phase Locked Loop for OC-12/STM-4

获取价格

ACS8946 SEMTECH Jitter Attenuating, Multiplying Phase Locked Loop, with Protection Switch, for OC-12/STM-4

获取价格

ACS8946EVB SEMTECH Jitter Attenuating, Multiplying Phase Locked Loop, with Protection Switch, for OC-12/STM-4

获取价格