5秒后页面跳转
ABB0204SC-T PDF预览

ABB0204SC-T

更新时间: 2024-02-17 04:08:57
品牌 Logo 应用领域
ABRACON /
页数 文件大小 规格书
6页 52K
描述
Low Skew Output Buffer

ABB0204SC-T 技术参数

生命周期:Active零件包装代码:SOIC
包装说明:SOP,针数:8
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.77系列:0204
输入调节:STANDARDJESD-30 代码:R-PDSO-G8
长度:4.89 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
功能数量:1反相输出次数:
端子数量:8实输出次数:4
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
传播延迟(tpd):0.35 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.25 ns座面最大高度:1.73 mm
最大供电电压 (Vsup):3.63 V最小供电电压 (Vsup):2.97 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
宽度:3.9 mm最小 fmax:120 MHz
Base Number Matches:1

ABB0204SC-T 数据手册

 浏览型号ABB0204SC-T的Datasheet PDF文件第2页浏览型号ABB0204SC-T的Datasheet PDF文件第3页浏览型号ABB0204SC-T的Datasheet PDF文件第4页浏览型号ABB0204SC-T的Datasheet PDF文件第5页浏览型号ABB0204SC-T的Datasheet PDF文件第6页 
ABB0204  
Low Skew Output Buffer  
FEATURES  
PIN CONFIGURATION  
Frequency range 50 ~ 120MHz.  
Internal phase locked loop will allow spread spec-  
trum modulation on reference clock to pass to the  
outputs (up to 100kHz SST modulation).  
Zero input - output delay.  
Less than 700 ps device - device skew.  
Less than 250 ps skew between outputs.  
Less than 200 ps cycle - cycle jitter.  
Output Enable function tri-state outputs.  
3.3V operation.  
REF  
CLK2  
CLK1  
GND  
1
2
3
4
8
7
6
5
CLKOUT  
CLK4  
VDD  
CLK3  
Available in 8-Pin 150mil SOIC.  
Remark  
If REF clock is stopped for more than 10us after it has already been  
provided to the chip, and after power-up, the output clocks will  
disappear. In that instance, a full power-up reset is required in order  
to reactivate the output clocks.  
DESCRIPTION  
The ABB0204 is a high performance, low skew, low  
jitter zero delay buffer designed to distribute high  
speed clocks and is available in 8-pin SOIC package. It  
has four outputs that are synchronized with the input.  
The synchronization is established via CLKOUT feed  
back to the input of the PLL. Since the skew between  
the input and output is less than ±350 ps, the device  
acts as a zero delay buffer.  
BLOCK DIAGRAM  
REF  
CLKOUT  
CLK1  
PLL  
CLK2  
CLK3  
CLK4  
30332 Esperanza., Rancho Santa Margarita, Ca 92688 Ph: 949-546-8000 Fax: 949-546-8001 www.Abracon.com 03/21/05 Page 1  

与ABB0204SC-T相关器件

型号 品牌 描述 获取价格 数据表
ABB0205 ABRACON Low Skew Output Buffer

获取价格

ABB0205SC ABRACON Low Skew Output Buffer

获取价格

ABB0205SC-T ABRACON Low Skew Output Buffer

获取价格

ABB0210SC ABRACON PLL Based Clock Driver, 0210 Series, 2 True Output(s), 0 Inverted Output(s), PDSO8, SOIC-8

获取价格

ABB0210SC-T ABRACON PLL Based Clock Driver, 0210 Series, 2 True Output(s), 0 Inverted Output(s), PDSO8, SOIC-8

获取价格

ABB0302 ABRACON DDR SDRAM Buffer for Desktop PCs with 4 DDR DIMMS

获取价格