Datasheet > A42MX24-3PQG208YI

A42MX24-3PQG208YI

更新时间： 2024-11-19 16:17:31

品牌	Logo	应用领域
美高森美 - MICROSEMI		栅可编程逻辑
页数	文件大小	规格书
142页	7428K
描述
Field Programmable Gate Array

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

A42MX24-3PQG208YI 技术参数

生命周期：	Active	包装说明：	,
Reach Compliance Code：	compliant	风险等级：	5.74
可编程逻辑类型：	FIELD PROGRAMMABLE GATE ARRAY	Base Number Matches：	1

A42MX24-3PQG208YI 数据手册

浏览型号A42MX24-3PQG208YI的Datasheet PDF文件第2页

浏览型号A42MX24-3PQG208YI的Datasheet PDF文件第3页

浏览型号A42MX24-3PQG208YI的Datasheet PDF文件第4页

浏览型号A42MX24-3PQG208YI的Datasheet PDF文件第5页

浏览型号A42MX24-3PQG208YI的Datasheet PDF文件第6页

浏览型号A42MX24-3PQG208YI的Datasheet PDF文件第7页

Revision 11

40MX and 42MX FPGA Families

HiRel Features

Features

High Capacity

•

Commercial, Industrial, Automotive, and Military

Temperature Plastic Packages

•

Single-Chip ASIC Alternative

•

Commercial, Military Temperature, and MIL-STD-883

Ceramic Packages

3,000 to 54,000 System Gates

Up to 2.5 kbits Configurable Dual-Port SRAM

Fast Wide-Decode Circuitry

•

QML Certification

Ceramic Devices Available to DSCC SMD

Up to 202 User-Programmable I/O Pins

Ease of Integration

•

Mixed-Voltage Operation (5.0V or 3.3V for core and

I/Os), with PCI-Compliant I/Os

High Performance

•

5.6 ns Clock-to-Out

•

Up to 100% Resource Utilization and 100% Pin Locking

Deterministic, User-Controllable Timing

250 MHz Performance

5 ns Dual-Port SRAM Access

100 MHz FIFOs

Unique In-System Diagnostic and Verification Capability

with Silicon Explorer II

7.5 ns 35-Bit Address Decode

•

Low Power Consumption

IEEE Standard 1149.1 (JTAG) Boundary Scan Testing

Product Profile

Device

A40MX02

A40MX04

A42MX09

A42MX16

A42MX24

A42MX36

Capacity

System Gates

SRAM Bits

3,000

–

6,000

–

14,000

–

24,000

–

36,000

–

54,000

2,560

Logic Modules

Sequential

Combinatorial

Decode

–

295

–

547

–

348

336

–

624

608

–

954

912

1,230

1,184

Clock-to-Out

9.5 ns

5.6 ns

6.1 ns

6.3 ns

SRAM Modules

(64x4 or 32x8)

–

348

516

–

624

928

–

954

1,410

1,230

1,822

Dedicated Flip-Flops

Maximum Flip-Flops

Clocks

147

273

User I/O (maximum)

PCI

–

104

–

140

–

176

Yes

202

Yes

Boundary Scan Test (BST)

–

Packages (by pin count)

PLCC

PQFP

VQFP

TQFP

CQFP

PBGA

44, 68

44, 68, 84

100, 160

100

176

–

160, 208

–

208, 240

–

100

–

100

–

100, 160, 208

100

176

–

176

–

208, 256

272

–

May 2012

12 3 4 5 6 7...142

中文翻译

下载PDF

与A42MX24-3PQG208YI相关器件

型号	品牌	获取价格	描述	数据表
A42MX24-3TQ100	ETC	获取价格	40MX and 42MX FPGA Families
A42MX24-3TQ100A	MICROSEMI	获取价格	40MX and 42MX FPGA Families
A42MX24-3TQ100B	MICROSEMI	获取价格	40MX and 42MX FPGA Families
A42MX24-3TQ100ES	ETC	获取价格	40MX and 42MX FPGA Families
A42MX24-3TQ100I	MICROSEMI	获取价格	40MX and 42MX FPGA Families
A42MX24-3TQ100M	MICROSEMI	获取价格	40MX and 42MX FPGA Families
A42MX24-3TQ176	ACTEL	获取价格	Field Programmable Gate Array, 912 CLBs, 36000 Gates, 116MHz, 1866-Cell, CMOS, PQFP176, 1.
A42MX24-3TQ176B	MICROSEMI	获取价格	Field Programmable Gate Array, 1890 CLBs, 24000 Gates, CMOS, PQFP176, 1.40 MM HEIGHT, PLAS
A42MX24-3TQ176I	ACTEL	获取价格	Field Programmable Gate Array, 912 CLBs, 36000 Gates, 1866-Cell, CMOS, PQFP176, 1.40 MM HE
A42MX24-3TQ176IX39	ACTEL	获取价格	Field Programmable Gate Array, 1890-Cell, CMOS, PQFP176,

与A42MX24-3PQG208YI相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

23
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

15
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

45
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

45

产品中心

服务支持

精选活动

关于我们

帮助中心

A42MX24-3PQG208YI

A42MX24-3PQG208YI 技术参数

A42MX24-3PQG208YI 数据手册

与A42MX24-3PQG208YI相关器件

与A42MX24-3PQG208YI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

A42MX24-3PQG208YI

A42MX24-3PQG208YI 技术参数

A42MX24-3PQG208YI 数据手册

与A42MX24-3PQG208YI相关器件

与A42MX24-3PQG208YI相关文章

您还可以找

您在本页遇到什么问题？