5秒后页面跳转
捷配首页

Datasheet > A3PE600-FFGG256I
A3PE600-FFGG256I PDF预览

A3PE600-FFGG256I

更新时间： 2024-09-21 14:47:31
品牌 Logo 应用领域
ACTEL 栅可编程逻辑
页数 文件大小 规格书
168页 1335K
描述
Field Programmable Gate Array, 600000 Gates, CMOS, PBGA256, 1 MM PITCH, GREEN, FBGA-256

阅读下载

中文翻译

获取价格

A3PE600-FFGG256I 技术参数

是否Rohs认证： 符合生命周期：Transferred
包装说明：1 MM PITCH, GREEN, FBGA-256Reach Compliance Code：compliant
风险等级：5.76JESD-30 代码：S-PBGA-B256
JESD-609代码：e1长度：17 mm
湿度敏感等级：3等效关口数量：600000
端子数量：256最高工作温度：85 °C
最低工作温度：-40 °C组织：600000 GATES
封装主体材料：PLASTIC/EPOXY封装代码：LBGA
封装形状：SQUARE封装形式：GRID ARRAY, LOW PROFILE
峰值回流温度（摄氏度）：260可编程逻辑类型：FIELD PROGRAMMABLE GATE ARRAY
认证状态：Not Qualified座面最大高度：1.68 mm
最大供电电压：1.575 V最小供电电压：1.425 V
标称供电电压：1.5 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：TIN SILVER COPPER端子形式：BALL
端子节距：1 mm端子位置：BOTTOM
处于峰值回流温度下的最长时间：40宽度：17 mm
Base Number Matches：1

A3PE600-FFGG256I 数据手册

 浏览型号A3PE600-FFGG256I的Datasheet PDF文件第2页浏览型号A3PE600-FFGG256I的Datasheet PDF文件第3页浏览型号A3PE600-FFGG256I的Datasheet PDF文件第4页浏览型号A3PE600-FFGG256I的Datasheet PDF文件第5页浏览型号A3PE600-FFGG256I的Datasheet PDF文件第6页浏览型号A3PE600-FFGG256I的Datasheet PDF文件第7页 
Advanced v0.5  
ProASIC3®E Flash Family FPGAs  
with Optional Soft ARM Support  
®
®
Pro (Professional) I/O  
Features and Benefits  
High Capacity  
•
•
•
•
700 Mbps DDR, LVDS-Capable I/Os  
1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation  
Bank-Selectable I/O Voltages – Up to 8 Banks per Chip  
Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V/  
2.5 V/1.8 V/1.5 V, 3.3 V PCI/3.3 V PCI-X, and LVCMOS  
2.5 V/5.0 V Input  
•
•
•
600 k to 3 Million System Gates  
108 k to 504 kbits of True Dual-Port SRAM  
Up to 616 User I/Os  
Reprogrammable Flash Technology  
•
•
Differential I/O Standards: LVPECL, LVDS, BLVDS, and  
M-LVDS  
•
130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS  
Process  
Voltage-Referenced I/O Standards: GTL+ 2.5 V/3.3 V,  
GTL 2.5 V/3.3 V, HSTL Class I and II, SSTL2 Class I and II,  
SSTL3 Class I and II  
•
•
•
Live At Power-Up (LAPU) Level 0 Support  
Single-Chip Solution  
Retains Programmed Design When Powered Off  
•
•
•
•
•
•
•
•
I/O Registers on Input, Output, and Enable Paths  
Hot-Swappable and Cold Sparing I/Os  
On-Chip User Nonvolatile Memory  
Programmable Output Slew Rate and Drive Strength  
Programmable Input Delay  
•
1 kbit of FlashROM with Synchronous Interfacing  
Schmitt-Trigger Option on Single-Ended Inputs  
Weak Pull-Up/Down  
High Performance  
•
•
350 MHz System Performance  
3.3 V, 66 MHz 64-Bit PCI  
IEEE1149.1 (JTAG) Boundary Scan Test  
Pin-Compatible Packages Across the ProASIC3E Family  
In-System Programming (ISP) and Security  
Clock Conditioning Circuit (CCC) and PLL  
•
Secure ISP Using On-Chip 128-Bit Advanced Encryption  
Standard (AES) Decryption via JTAG (IEEE1532-  
compliant)  
•
•
Six CCC Blocks, Each with an Integrated PLL  
Flexible Phase-Shift, Multiply/Divide, and Delay  
Capabilities  
®
•
FlashLock to Secure FPGA Contents  
•
Wide Input Frequency Range (1.5 MHz to 350 MHz)  
Low Power  
SRAMs and FIFOs  
•
•
•
1.5 V Core Voltage for Low Power  
Support for 1.5-V-Only Systems  
Low-Impedance Flash Switches  
•
Variable-Aspect Ratio 4,608-Bit RAM Blocks (x1, x2, x4,  
x9, x18 Organizations Available)  
•
•
True Dual-Port SRAM (except x18)  
24 SRAM and FIFO Configurations with Synchronous  
Operation up to 350 MHz  
High-Performance Routing Hierarchy  
•
•
•
•
•
Segmented, Hierarchical Routing and Clock Structure  
Ultra-Fast Local and Long-Line Network  
Enhanced High-Speed, Very-Long-Line Network  
High-Performance, Low-Skew Global Network  
Architecture Supports Ultra-High Utilization  
Soft ARM7™ Core Support in M7 ProASIC3E  
Devices  
•
CoreMP7Sd (with debug) and CoreMP7S (without debug)  
Table 1 •  
ProASIC3E Product Family  
ProASIC3E Devices  
A3PE600  
A3PE1500  
A3PE3000  
1
ARM-Enabled ProASIC3E Devices  
System Gates  
VersaTiles (D-Flip-Flops)  
RAM kbits (1,024 bits)  
4,608 Bit Blocks  
M7A3PE600  
M7A3PE1500  
M7A3PE3000  
600 k  
13,824  
108  
24  
1.5 M  
38,400  
270  
60  
3 M  
75,264  
504  
112  
1 k  
FlashROM Bits  
1 k  
1 k  
Secure (AES) ISP  
Yes  
Yes  
Yes  
2
6
6
6
CCCs with Integrated PLLs  
3
18  
18  
18  
VersaNet Globals  
I/O Banks  
8
8
8
Maximum User I/Os  
270  
439  
616  
Package Pins  
PQFP  
PQ208  
FG256, FG484  
PQ208  
FG484, FG676  
PQ208  
FG484, FG896  
FBGA  
Notes:  
1. Refer to the CoreMP7 datasheet for more information.  
2. The PQ208 package has six CCCs and two PLLs.  
3. Six chip (main) and three quadrant global networks are available.  
4. For devices supporting lower densities, refer to the ProASIC3 Flash FPGAs datasheet.  
April 2006  
i
© 2006 Actel Corporation  
See the Actel website for the latest version of the datasheet.  
1234567...168

中文翻译

下载PDF

与A3PE600-FFGG256I相关器件

型号 品牌 获取价格 描述 数据表
A3PE600-FFGG484 ACTEL

获取价格

 		Field Programmable Gate Array, 13824 CLBs, 600000 Gates, 350MHz, 13824-Cell, CMOS, PBGA484
A3PE600-FFGG896 ACTEL

获取价格

 		ProASIC3E Flash Family FPGAs
A3PE600-FFGG896ES ACTEL

获取价格

 		ProASIC3E Flash Family FPGAs
A3PE600-FFGG896I ACTEL

获取价格

 		ProASIC3E Flash Family FPGAs
A3PE600-FFGG896PP ACTEL

获取价格

 		ProASIC3E Flash Family FPGAs
A3PE600-FG256I MICROSEMI

获取价格

 		Field Programmable Gate Array, 13824 CLBs, 600000 Gates, 350MHz, 13824-Cell, CMOS, PBGA256
A3PE600-FG484 MICROSEMI

获取价格

 		Field Programmable Gate Array, 13824 CLBs, 600000 Gates, 350MHz, 13824-Cell, CMOS, PBGA484
A3PE600-FG484I MICROSEMI

获取价格

 		暂无描述
A3PE600-FG484Y MICROSEMI

获取价格

 		Field Programmable Gate Array, 350MHz, 13824-Cell, CMOS, PBGA484
A3PE600-FG484YC MICROSEMI

获取价格

 		FPGA

与A3PE600-FFGG256I相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证