5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> 74LVT16952DGGRE4
74LVT16952DGGRE4 PDF预览

74LVT16952DGGRE4

更新时间： 2024-01-12 00:30:07
品牌 Logo 应用领域
德州仪器 - TI 触发器逻辑集成电路光电二极管输出元件信息通信管理
页数 文件大小 规格书
11页 192K
描述
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

阅读下载

获取价格

74LVT16952DGGRE4 技术参数

是否无铅： 含铅生命周期：Obsolete
零件包装代码：TSSOP包装说明：TSSOP, TSSOP56,.3,20
针数：56Reach Compliance Code：compliant
HTS代码：8542.39.00.01风险等级：5.42
Is Samacsys：N控制类型：INDEPENDENT CONTROL
计数方向：BIDIRECTIONAL系列：LVT
JESD-30 代码：R-PDSO-G56长度：14 mm
逻辑集成电路类型：REGISTERED BUS TRANSCEIVER最大I（ol）：0.064 A
位数：8功能数量：2
端口数量：2端子数量：56
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装等效代码：TSSOP56,.3,20封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH电源：3.3 V
Prop。Delay @ Nom-Sup：5.8 ns传播延迟（tpd）：7.1 ns
认证状态：Not Qualified座面最大高度：1.2 mm
子类别：Bus Driver/Transceivers最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：2.7 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：BICMOS
温度等级：INDUSTRIAL端子形式：GULL WING
端子节距：0.5 mm端子位置：DUAL
翻译：N/A触发器类型：POSITIVE EDGE
宽度：6.1 mmBase Number Matches：1

74LVT16952DGGRE4 数据手册

 浏览型号74LVT16952DGGRE4的Datasheet PDF文件第2页浏览型号74LVT16952DGGRE4的Datasheet PDF文件第3页浏览型号74LVT16952DGGRE4的Datasheet PDF文件第4页浏览型号74LVT16952DGGRE4的Datasheet PDF文件第5页浏览型号74LVT16952DGGRE4的Datasheet PDF文件第6页浏览型号74LVT16952DGGRE4的Datasheet PDF文件第7页 
SN54LVT16952, SN74LVT16952  
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS  
WITH 3-STATE OUTPUTS  
SCBS151D – MAY 1992 – REVISED AUGUST 1996  
SN54LVT16952 . . . WD PACKAGE  
SN74LVT16952 . . . DGG OR DL PACKAGE  
(TOP VIEW)  
State-of-the-Art Advanced BiCMOS  
Technology (ABT) Design for 3.3-V  
Operation and Low-Static Power  
Dissipation  
1OEAB  
1CLKAB  
1CLKENAB  
GND  
1
2
3
4
5
6
7
8
9
56 1OEBA  
55 1CLKBA  
54 1CLKENBA  
53 GND  
Members of the Texas Instruments  
Widebus Family  
Support Mixed-Mode Signal Operation (5-V  
Input and Output Voltages With 3.3-V V  
)
CC  
1A1  
1A2  
52 1B1  
Support Unregulated Battery Operation  
Down to 2.7 V  
51 1B2  
V
50  
V
CC  
CC  
1A3  
1A4  
49 1B3  
48 1B4  
47 1B5  
46 GND  
45 1B6  
44 1B7  
43 1B8  
Typical V  
< 0.8 V at V  
(Output Ground Bounce)  
OLP  
= 3.3 V, T = 25°C  
CC  
A
1A5 10  
GND 11  
1A6 12  
1A7 13  
1A8 14  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model  
(C = 200 pF, R = 0)  
Latch-Up Performance Exceeds 500 mA  
Per JEDEC Standard JESD-17  
15  
42  
2A1  
2B1  
2A2 16  
2A3 17  
41 2B2  
40 2B3  
Bus-Hold Data Inputs Eliminate the Need  
for External Pullup Resistors  
18  
19  
39  
38  
GND  
2A4  
GND  
2B4  
Support Live Insertion  
Distributed V  
Minimizes High-Speed Switching Noise  
and GND Pin Configuration  
2A5 20  
37 2B5  
CC  
21  
22  
23  
24  
25  
26  
27  
28  
36  
35  
34  
33  
32  
31  
30  
29  
2A6  
2B6  
V
V
Flow-Through Architecture Optimizes  
PCB Layout  
CC  
CC  
2A7  
2A8  
GND  
2B7  
2B8  
GND  
2CLKENBA  
2CLKBA  
2OEBA  
Package Options Include Plastic 300-mil  
Shrink Small-Outline (DL) and Thin Shrink  
Small-Outline (DGG) Packages and 380-mil  
Fine-Pitch Ceramic Flat (WD) Package  
Using 25-mil Center-to-Center Spacings  
2CLKENAB  
2CLKAB  
2OEAB  
description  
The ’LVT16952 are 16-bit registered transceivers designed for low-voltage (3.3-V) V  
operation, but with the  
CC  
capability to provide a TTL interface to a 5-V system environment. These devices can be used as two 8-bit  
transceivers or one 16-bit transceiver. Data on the A or B bus is stored in the registers on the low-to-high  
transition of the clock (CLKAB or CLKBA) input provided that the clock-enable (CLKENAB or CLKENBA) input  
is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.  
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
The SN74LVT16952 is available in TI’s shrink small-outline (DL) and thin shrink small-outline (DGG) packages,  
which provide twice the I/O pin count and functionality of standard small-outline packages in the same  
printed-circuit-board area.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments Incorporated.  
Copyright 1996, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...11

下载PDF

与74LVT16952DGGRE4相关器件

型号 品牌 描述 获取价格 数据表
74LVT16952MEA FAIRCHILD Low Voltage 16-Bit Registered Transceiver with 3-STATE Outputs

获取价格
74LVT16952MEAX FAIRCHILD Low Voltage 16-Bit Registered Transceiver with 3-STATE Outputs

获取价格
74LVT16952MTD FAIRCHILD Low Voltage 16-Bit Registered Transceiver with 3-STATE Outputs

获取价格
74LVT16952MTDX FAIRCHILD Low Voltage 16-Bit Registered Transceiver with 3-STATE Outputs

获取价格
74LVT18512DGGRE4 TI 3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

获取价格
74LVT20 NXP 3.3V Dual 4-input NAND gate

获取价格

与74LVT16952DGGRE4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证