5秒后页面跳转
捷配首页

Datasheet > 驱动程序和接口 > 线路驱动器或接收器> 74LV161284DGGRE4
74LV161284DGGRE4 PDF预览

74LV161284DGGRE4

更新时间： 2024-02-20 12:44:33
品牌 Logo 应用领域
德州仪器 - TI 驱动器接口集成电路光电二极管
页数 文件大小 规格书
11页 185K
描述
19-BIT BUS INTERFACE

阅读下载

获取价格

74LV161284DGGRE4 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：TSSOP
包装说明：GREEN, PLASTIC, TSSOP-48针数：48
Reach Compliance Code：unknownECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.75
Is Samacsys：N差分输出：NO
驱动器位数：13输入特性：SCHMITT TRIGGER
接口集成电路类型：LINE TRANSCEIVER接口标准：IEEE 1284
JESD-30 代码：R-PDSO-G48JESD-609代码：e4
长度：12.5 mm湿度敏感等级：1
功能数量：13端子数量：48
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：260认证状态：Not Qualified
最大接收延迟：30 ns接收器位数：17
座面最大高度：1.2 mm最大供电电压：5.5 V
最小供电电压：4.5 V标称供电电压：5 V
表面贴装：YES温度等级：INDUSTRIAL
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：0.5 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED最大传输延迟：30 ns
宽度：6.1 mmBase Number Matches：1

74LV161284DGGRE4 数据手册

 浏览型号74LV161284DGGRE4的Datasheet PDF文件第2页浏览型号74LV161284DGGRE4的Datasheet PDF文件第3页浏览型号74LV161284DGGRE4的Datasheet PDF文件第4页浏览型号74LV161284DGGRE4的Datasheet PDF文件第5页浏览型号74LV161284DGGRE4的Datasheet PDF文件第6页浏览型号74LV161284DGGRE4的Datasheet PDF文件第7页 
SN74LV161284  
19-BIT BUS INTERFACE  
SCLS426C – OCTOBER 1998 – REVISED NOVEMBER 2002  
DGG OR DL PACKAGE  
(TOP VIEW)  
4.5-V to 5.5-V V  
Operation  
CC  
1.4-kΩ Pullup Resistors Integrated on All  
Open-Drain Outputs Eliminate the Need for  
Discrete Resistors  
HD  
A9  
1
48 DIR  
47 Y9  
2
Designed for IEEE Std 1284-I (Level-1 Type)  
and IEEE Std 1284-II (Level-2 Type)  
Electrical Specifications  
A10  
A11  
A12  
A13  
3
46 Y10  
45 Y11  
4
5
44  
Y12  
Flow-Through Architecture Optimizes PCB  
Layout  
6
43 Y13  
7
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
V
V
CABLE  
CC  
CC  
A1  
Latch-Up Performance Exceeds 250 mA Per  
JEDEC 17  
8
B1  
B2  
GND  
B3  
B4  
B5  
B6  
GND  
B7  
B8  
9
A2  
GND  
A3  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
ESD Protection Exceeds JESD 22  
– 4000-V Human-Body Model (A114-A)  
– 300-V Machine Model (A115-A)  
A4  
A5  
A6  
– 2000-V Charged-Device Model (C101)  
description/ordering information  
GND  
A7  
The SN74LV161284 is designed for 4.5-V to  
A8  
5.5-V V  
operation. This device provides  
CC  
V
V
CABLE  
CC  
CC  
asynchronous two-way communication between  
data buses. The control-function implementation  
minimizes external timing requirements.  
PERI LOGIC IN  
PERI LOGIC OUT  
C14  
C15  
C16  
A14  
A15  
A16  
A17  
This device has eight bidirectional bits; data can  
flow in the A-to-B direction when DIR is high, and  
in the B-to-A direction when DIR is low. This  
device also has five drivers, which drive the cable  
side, and four receivers. The SN74LV161284 has  
one receiver dedicated to the HOST LOGIC line  
and a driver to drive the PERI LOGIC line.  
C17  
HOST LOGIC OUT  
HOST LOGIC IN  
The output drive mode is determined by the high-drive (HD) control pin. When HD is high, the B, Y, and  
PERI LOGIC OUT outputs are in a totem-pole configuration, and in an open-drain configuration when HD is low.  
This meets the drive requirements as specified in the IEEE Std 1284-I (level-1 type) and IEEE Std 1284-II  
(level-2 type) parallel peripheral-interface specifications. Except for HOST LOGIC IN and PERI LOGIC OUT,  
all cable-side pins have a 1.4-kΩ integrated pullup resistor. The pullup resistor is switched off if the associated  
output driver is in the low state or if the output voltage is above V  
PERI LOGIC OUT is set to low.  
CABLE. If V  
CABLE is off,  
CC  
CC  
The device has two supply voltages. V  
output buffers of the cable side only and is designed for 4.5-V to 5.5-V operation.  
is designed for 4.5-V to 5.5-V operation. V  
CABLE supplies the  
CC  
CC  
ORDERING INFORMATION  
ORDERABLE  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
PART NUMBER  
SN74LV161284DL  
SN74LV161284DLR  
SN74LV161284DGGR  
Tube  
SSOP – DL  
TSSOP – DGG  
LV161284  
LV161284  
–40°C to 85°C  
Tape and reel  
Tape and reel  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2002, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...11

下载PDF

与74LV161284DGGRE4相关器件

型号 品牌 描述 获取价格 数据表
74LV161D NXP Presettable synchronous 4-bit binary counter; asynchronous reset

获取价格
74LV161DB NXP Presettable synchronous 4-bit binary counter; asynchronous reset

获取价格
74LV161DB-T ETC Synchronous Up Counter

获取价格
74LV161D-T ETC Synchronous Up Counter

获取价格
74LV161N NXP Presettable synchronous 4-bit binary counter; asynchronous reset

获取价格
74LV161PW NXP Presettable synchronous 4-bit binary counter; asynchronous reset

获取价格

与74LV161284DGGRE4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证