5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 计数器> 74AC11191N
74AC11191N PDF预览

74AC11191N

更新时间： 2024-02-17 17:57:27
品牌 Logo 应用领域
德州仪器 - TI 计数器
页数 文件大小 规格书
10页 138K
描述
Synchronous 4-Bit Up/Down Binary Counters 20-PDIP -40 to 85

阅读下载

获取价格

74AC11191N 技术参数

生命周期：Obsolete包装说明：,
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.84其他特性：TCO OUTPUT
计数方向：BIDIRECTIONAL系列：AC
JESD-30 代码：R-PDIP-T20负载/预设输入：YES
逻辑集成电路类型：BINARY COUNTER工作模式：SYNCHRONOUS
位数：4功能数量：1
端子数量：20最高工作温度：85 °C
最低工作温度：-40 °C封装主体材料：PLASTIC/EPOXY
封装形状：RECTANGULAR封装形式：IN-LINE
传播延迟（tpd）：10.3 ns认证状态：Not Qualified
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：3 V
标称供电电压 (Vsup)：5 V表面贴装：NO
技术：CMOS温度等级：INDUSTRIAL
端子形式：THROUGH-HOLE端子位置：DUAL
触发器类型：POSITIVE EDGE最小 fmax：140 MHz
Base Number Matches：1

74AC11191N 数据手册

 浏览型号74AC11191N的Datasheet PDF文件第2页浏览型号74AC11191N的Datasheet PDF文件第3页浏览型号74AC11191N的Datasheet PDF文件第4页浏览型号74AC11191N的Datasheet PDF文件第5页浏览型号74AC11191N的Datasheet PDF文件第6页浏览型号74AC11191N的Datasheet PDF文件第7页 
74AC11191  
SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTER  
SCAS105A – FEBRUARY 1990 – REVISED APRIL 1993  
DW OR N PACKAGE  
(TOP VIEW)  
•
•
Single Down/Up Count Control Line  
Look-Ahead Circuitry Enhances Speed of  
Cascaded Counters  
RCO  
D/U  
CLK  
A
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
Q
A
•
•
Fully Synchronous in Count Modes  
Q
B
Asynchronously Presettable with Load  
Control  
GND  
GND  
GND  
GND  
B
V
V
C
CC  
CC  
•
•
•
•
•
Flow-Through Architecture to Optimize  
PCB Layout  
Q
Q
D
CTEN  
LOAD  
C
D
Center-Pin V  
and GND Configurations to  
CC  
MAX/MIN  
Minimize High-Speed Switching Noise  
EPIC (Enhanced-Performance Implanted  
CMOS) 1- m Process  
500-mA Typical Latch-Up Immunity at  
125°C  
Package Options Include Plastic  
Small-Outline Packages and Standard  
Plastic 300-mil DIPs  
description  
The 74AC11191 is a synchronous, 4-bit binary reversible up/down counter. Synchronous counting operation  
is provided by clocking all flip-flops simultaneously so that the outputs change coincident with each other when  
instructed by the steering logic. This mode of operation eliminates the output counting spikes normally  
associated with asynchronous (ripple clock) counters.  
The outputs of the four flip-flops are triggered on a low-to-high-level transition of the clock input if the enable  
input (CTEN) is low. A high at CTEN inhibits counting. The direction of the count is determined by the level of  
the down/up (D/U) input. When D/U is low, the counter counts up and when D/U is high, it counts down.  
These counters feature a fully independent clock circuit. Changes at the control inputs (CTEN and D/U) that  
will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function  
of the counter will be dictated solely by the condition meeting the stable setup and hold times.  
These counters are fully programmable; that is, the outputs may be preset to any number between 0 and 15  
by placing a low on the load input and entering the desired data at the data inputs. The outputs will change to  
agree with the data inputs independently of the level of the clock input. This feature allows the counter to be  
used as a modulo-N divider by simply modifying the count length with the preset inputs.  
Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum  
count. The latter output produces a high-level output pulse with a duration approximately equal to one complete  
cycle of the clock while the count is zero (all outputs low) counting down or maximum (15) counting up. The  
ripple-clock output (RCO) produces a low-level output pulse under those same conditions but only while the  
clock input is low. The counter can easily be cascaded by feeding the ripple clock output to the enable input  
of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The  
maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.  
The 74AC11191 is characterized for operation from – 40°C to 85°C.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1993, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...10

下载PDF

与74AC11191N相关器件

型号 品牌 描述 获取价格 数据表
74AC11192D YAGEO Decade Counter, AC Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, CMO

获取价格
74AC11192D-T YAGEO Decade Counter, AC Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, CMO

获取价格
74AC11192N YAGEO Decade Counter, AC Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, CMO

获取价格
74AC11194 TI 4朆IT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

获取价格
74AC11194_10 TI 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

获取价格
74AC11194D PHILIPS Shift Register, 4-Bit, CMOS, PDSO20

获取价格

与74AC11191N相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证