ꢀꢁꢂ ꢃ ꢄꢅ ꢆ ꢇꢈ ꢉ ꢀꢁꢊ ꢃꢄ ꢅꢆ ꢇꢈ
ꢋꢌꢍ ꢎ ꢏ ꢐꢑ ꢒꢓ ꢀꢔ ꢕ ꢔꢖꢗ ꢐꢗꢋꢘ ꢗꢐꢕ ꢙꢔ ꢘ ꢘ ꢗꢙ ꢗ ꢋ
ꢚ ꢎꢔ ꢒꢐꢚ ꢎ ꢓ ꢒꢀ ꢛ ꢔꢕ ꢄ ꢅꢎ ꢗꢍꢙ ꢍꢁꢋ ꢒ ꢙꢗ ꢀ ꢗꢕ
SCLS470A − MARCH 2003 − REVISED OCTOBER 2003
D
D
D
Wide Operating Voltage Range of 2 V to 6 V
D
D
D
Low Power Consumption, 40-µA Max I
Typical t = 12 ns
pd
4-mA Output Drive at 5 V
CC
Low Input Current of 1 µA Max
High-Current Outputs Drive Up To
10 LSTTL Loads
SN54HC109 . . . J OR W PACKAGE
SN74HC109 . . . D, N, OR NS PACKAGE
(TOP VIEW)
SN54HC109 . . . FK PACKAGE
(TOP VIEW)
1CLR
1J
V
CC
15 2CLR
14 2J
1
2
3
4
5
6
7
8
16
3
2
1 20 19
18
1K
1K
1CLK
NC
4
5
6
7
8
2J
13
12
11
10
9
1CLK
1PRE
1Q
2K
17
16
15
14
2K
2CLK
2PRE
2Q
NC
1PRE
1Q
2CLK
2PRE
1Q
9 10 11 12 13
GND
2Q
NC − No internal connection
description/ordering information
These devices contain two independent J-K positive-edge-triggered flip-flops. A low level at the preset (PRE)
or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR
are inactive (high), data at the J and K inputs meeting the setup-time requirements are transferred to the outputs
on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not related
directly to the rise time of the clock pulse. Following the hold-time interval, data at the J and K inputs can be
changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by
grounding K and tying J high. They also can perform as D-type flip-flops if J and K are tied together.
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
PDIP − N
SOIC − D
Tube of 25
Tube of 40
Reel of 2500
Reel of 250
Reel of 2000
Tube of 25
Tube of 150
Tube of 55
SN74HC109N
SN74HC109D
SN74HC109DR
SN74HC109DT
SN74HC109NSR
SNJ54HC109J
SNJ54HC109W
SNJ54HC109FK
SN74HC109N
−40°C to 85°C
HC109
SOP − NS
CDIP − J
HC109
SNJ54HC109J
SNJ54HC109W
SNJ54HC109FK
−55°C to 125°C
CFP − W
LCCC − FK
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
ꢒ
ꢒ
ꢙ
ꢓ
ꢫ
ꢋ
ꢦ
ꢢ
ꢌ
ꢅ
ꢤ
ꢕ
ꢥ
ꢯ
ꢔ
ꢟ
ꢓ
ꢝ
ꢠ
ꢁ
ꢞ
ꢋ
ꢍ
ꢕ
ꢍ
ꢜ
ꢝ
ꢧ
ꢦ
ꢞ
ꢟ
ꢥ
ꢥ
ꢠ
ꢡ
ꢢ
ꢢ
ꢝ
ꢣ
ꢣ
ꢜ
ꢜ
ꢨ
ꢟ
ꢟ
ꢠ
ꢝ
ꢝ
ꢟ
ꢜ
ꢤ
ꢤ
ꢨ
ꢤ
ꢥ
ꢦ
ꢠ
ꢠ
ꢧ
ꢧ
ꢝ
ꢣ
ꢢ
ꢡ
ꢤ
ꢤ
ꢤ
ꢝ
ꢟ
ꢞ
ꢨ
ꢦ
ꢩ
ꢤ
ꢤ
ꢪ
ꢜ
ꢥ
ꢢ
ꢤ
ꢣ
ꢜ
ꢣ
ꢰ
ꢟ
ꢠ
ꢝ
ꢦ
ꢫ
ꢢ
ꢝ
ꢫ
ꢣ
ꢣ
ꢧ
ꢤ
ꢧ
ꢬ
Copyright 2003, Texas Instruments Incorporated
ꢓ ꢝ ꢨ ꢠ ꢟꢫ ꢦꢥ ꢣꢤ ꢥꢟ ꢡꢨ ꢪꢜ ꢢꢝ ꢣ ꢣꢟ ꢲꢔ ꢎꢐ ꢒꢙ ꢚ ꢐꢳꢴꢂ ꢳꢂꢉ ꢢꢪꢪ ꢨꢢ ꢠ ꢢ ꢡꢧ ꢣꢧꢠ ꢤ ꢢ ꢠ ꢧ ꢣꢧ ꢤꢣꢧ ꢫ
ꢠ
ꢟ
ꢥ
ꢣ
ꢟ
ꢠ
ꢡ
ꢣ
ꢟ
ꢤ
ꢨ
ꢜ
ꢞ
ꢜ
ꢥ
ꢧ
ꢠ
ꢣ
ꢭ
ꢣ
ꢧ
ꢠ
ꢟ
ꢞ
ꢕ
ꢧ
ꢮ
ꢢ
ꢔ
ꢝ
ꢡ
ꢧ
ꢤ
ꢣ
ꢢ
ꢝ
ꢫ
ꢠ
ꢫ
ꢢ
ꢣ ꢧ ꢤ ꢣꢜ ꢝꢱ ꢟꢞ ꢢ ꢪꢪ ꢨꢢ ꢠ ꢢ ꢡ ꢧ ꢣ ꢧ ꢠ ꢤ ꢬ
ꢠ
ꢢ
ꢝ
ꢣ
ꢰ
ꢬ
ꢒ
ꢠ
ꢟ
ꢫ
ꢣ
ꢜ
ꢟ
ꢥ
ꢧ
ꢤ
ꢜ
ꢝ
ꢱ
ꢫ
ꢟ
ꢧ
ꢟ
ꢣ
ꢝ
ꢧ
ꢥ
ꢧ
ꢤ
ꢢ
ꢠ
ꢜ
ꢪ
ꢜ
ꢝ
ꢥ
ꢪ
ꢦ
ꢦ ꢝꢪ ꢧꢤꢤ ꢟ ꢣꢭꢧ ꢠ ꢯꢜ ꢤꢧ ꢝ ꢟꢣꢧ ꢫꢬ ꢓ ꢝ ꢢꢪ ꢪ ꢟ ꢣꢭꢧ ꢠ ꢨꢠ ꢟ ꢫꢦꢥ ꢣꢤ ꢉ ꢨꢠ ꢟ ꢫꢦꢥ ꢣꢜꢟ ꢝ
ꢣ
ꢨ
ꢠ
ꢟ
ꢥ
ꢧ
ꢤ
ꢤ
ꢜ
ꢝ
ꢱ
ꢫ
ꢟ
ꢧ
ꢤ
ꢝ
ꢟ
ꢣ
ꢝ
ꢧ
ꢥ
ꢧ
ꢤ
ꢤ
ꢢ
ꢠ
ꢜ
ꢪ
ꢰ
ꢜ
ꢝ
ꢥ
ꢪ
ꢦ
ꢫ
ꢧ
ꢣ
ꢧ
ꢤ
ꢜ
ꢝ
ꢱ
ꢟ
ꢞ
ꢢ
ꢪ
ꢪ
ꢨ
ꢢ
ꢠ
ꢢ
ꢡ
ꢧ
ꢣ
ꢧ
ꢠ
ꢤ
ꢬ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265