ꢀꢁ ꢂ ꢃ ꢄ ꢅ ꢆꢇ ꢈ ꢉꢈ ꢊ ꢀꢁ ꢂ ꢃ ꢄ ꢅ ꢆꢇ ꢈ ꢉ ꢋꢊ ꢀꢁ ꢂ ꢃꢄ ꢅꢆ ꢇꢈ ꢉꢇ
ꢌ ꢍꢎ ꢏꢐꢑꢒꢓ ꢍ ꢔꢕ ꢐꢍ ꢖꢍ ꢕꢗꢘ ꢀꢍ ꢖ ꢔꢗꢘ ꢒꢙ ꢓ ꢆꢏ ꢀ ꢀꢓ ꢙ ꢀ
SGUS050A − JANUARY 2004 − REVISED MARCH 2004
ꢀ
ꢀ
Highest-Performance Fixed-Point Digital
Signal Processors (DSPs)
− 2-, 1.67-, 1.39-ns Instruction Cycle Time
− 600-MHz Clock Rate
− Eight 32-Bit Instructions/Cycle
− Twenty-Eight Operations/Cycle
− 4800 MIPS
− Fully Software-Compatible With C62x
− C6414/15/16 Devices Pin-Compatible
ꢀ
Two External Memory Interfaces (EMIFs)
− One 64-Bit (EMIFA), One 16-Bit (EMIFB)
− Glueless Interface to Asynchronous
Memories (SRAM and EPROM) and
Synchronous Memories (SDRAM,
SBSRAM, ZBT SRAM, and FIFO)
− 1280M-Byte Total Addressable External
Memory Space
ꢀ
ꢀ
ꢀ
Enhanced Direct-Memory-Access (EDMA)
Controller (64 Independent Channels)
VelociTI.2 Extensions to VelociTI
Advanced Very-Long-Instruction-Word
(VLIW) TMS320C64x DSP Core
− Eight Highly Independent Functional
Units With VelociTI.2 Extensions:
− Six ALUs (32-/40-Bit), Each Supports
Single 32-Bit, Dual 16-Bit, or Quad
8-Bit Arithmetic per Clock Cycle
− Two Multipliers Support
Host-Port Interface (HPI)
− User-Configurable Bus Width (32-/16-Bit)
32-Bit/33-MHz, 3.3-V PCI Master/Slave
Interface Conforms to PCI Specification 2.2
[C6415/C6416 ]
− Three PCI Bus Address Registers:
Prefetchable Memory
Non-Prefetchable Memory I/O
− Four-Wire Serial EEPROM Interface
− PCI Interrupt Request Under DSP
Program Control
Four 16 x 16-Bit Multiplies
(32-Bit Results) per Clock Cycle or
Eight 8 x 8-Bit Multiplies
(16-Bit Results) per Clock Cycle
− Non-Aligned Load-Store Architecture
− 64 32-Bit General-Purpose Registers
− Instruction Packing Reduces Code Size
− All Instructions Conditional
− DSP Interrupt Via PCI I/O Cycle
ꢀ
Three Multichannel Buffered Serial Ports
− Direct Interface to T1/E1, MVIP, SCSA
Framers
− Up to 256 Channels Each
ꢀ
Instruction Set Features
− Byte-Addressable (8-/16-/32-/64-Bit Data)
− 8-Bit Overflow Protection
− Bit-Field Extract, Set, Clear
− Normalization, Saturation, Bit-Counting
− VelociTI.2 Increased Orthogonality
Viterbi Decoder Coprocessor (VCP) [C6416]
− Supports Over 500 7.95-Kbps AMR
− Programmable Code Parameters
− ST-Bus-Switching-, AC97-Compatible
− Serial Peripheral Interface (SPI)
Compatible (Motorola)
ꢀ
ꢀ
Three 32-Bit General-Purpose Timers
Universal Test and Operations PHY
Interface for ATM (UTOPIA) [C6415/C6416]
− UTOPIA Level 2 Slave ATM Controller
− 8-Bit Transmit and Receive Operations
up to 50 MHz per Direction
ꢀ
ꢀ
Turbo Decoder Coprocessor (TCP) [C6416]
− Supports up to Six 2-Mbps 3GPP
(6 Iterations)
− Programmable Turbo Code and
Decoding Parameters
− User-Defined Cell Format up to 64 Bytes
ꢀ
ꢀ
ꢀ
ꢀ
Sixteen General-Purpose I/O (GPIO) Pins
Flexible PLL Clock Generator
†
IEEE-1149.1 (JTAG )
ꢀ
L1/L2 Memory Architecture
− 128K-Bit (16K-Byte) L1P Program Cache
(Direct Mapped)
− 128K-Bit (16K-Byte) L1D Data Cache
(2-Way Set-Associative)
− 8M-Bit (1024K-Byte) L2 Unified Mapped
RAM/Cache (Flexible Allocation)
Boundary-Scan-Compatible
570-Pin Grid Array (PGA) Package (GAD
Suffix)
ꢀ
0.13-µm/6-Level Cu Metal Process (CMOS)
3.3-V I/Os, 1.4-V Internal
ꢀ
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
C62x, VelociTI.2, VelociTI, and TMS320C64x are trademarks of Texas Instruments.
Motorola is a trademark of Motorola, Inc.
†
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
ꢒ
ꢒ
ꢙ
ꢓ
ꢪ
ꢐ
ꢥ
ꢡ
ꢚ
ꢆ
ꢣ
ꢕ
ꢤ
ꢮ
ꢍ
ꢞ
ꢓ
ꢜ
ꢟ
ꢔ
ꢝ
ꢐ
ꢗ
ꢕ
ꢗ
ꢛ
ꢜ
ꢦ
ꢥ
ꢝ
ꢞ
ꢤ
ꢤ
ꢟ
ꢠ
ꢡ
ꢡ
ꢜ
ꢢ
ꢢ
ꢛ
ꢛ
ꢧ
ꢞ
ꢞ
ꢟ
ꢜ
ꢜ
ꢞ
ꢛ
ꢣ
ꢣ
ꢧ
ꢣ
ꢤ
ꢥ
ꢟ
ꢟ
ꢦ
ꢦ
ꢜ
ꢢ
ꢡ
ꢠ
ꢣ
ꢣ
ꢣ
ꢜ
ꢞ
ꢝ
ꢧ
ꢥ
ꢨ
ꢣ
ꢣ
ꢩ
ꢛ
ꢤ
ꢡ
ꢣ
ꢢ
ꢛ
ꢢ
ꢯ
ꢞ
ꢟ
ꢜ
ꢥ
ꢪ
ꢡ
ꢜ
ꢪ
ꢢ
ꢢ
ꢦ
ꢣ
ꢦ
ꢫ
Copyright 2004, Texas Instruments Incorporated
ꢓ ꢜ ꢧ ꢟ ꢞꢪ ꢥꢤ ꢢꢣ ꢤꢞ ꢠꢧ ꢩꢛ ꢡꢜ ꢢ ꢢꢞ ꢁꢍ ꢘꢑ ꢒꢙ ꢌ ꢑꢃꢱꢋ ꢃꢋꢊ ꢡꢩꢩ ꢧꢡ ꢟ ꢡ ꢠꢦ ꢢꢦꢟ ꢣ ꢡ ꢟ ꢦ ꢢꢦ ꢣꢢꢦ ꢪ
ꢟ
ꢞ
ꢤ
ꢢ
ꢞ
ꢟ
ꢠ
ꢢ
ꢞ
ꢣ
ꢧ
ꢛ
ꢝ
ꢛ
ꢤ
ꢦ
ꢟ
ꢢ
ꢬ
ꢢ
ꢦ
ꢟ
ꢞ
ꢝ
ꢕ
ꢦ
ꢭ
ꢡ
ꢍ
ꢜ
ꢠ
ꢦ
ꢣ
ꢢ
ꢡ
ꢜ
ꢪ
ꢟ
ꢪ
ꢡ
ꢢ ꢦ ꢣ ꢢꢛ ꢜꢰ ꢞꢝ ꢡ ꢩꢩ ꢧꢡ ꢟ ꢡ ꢠ ꢦ ꢢ ꢦ ꢟ ꢣ ꢫ
ꢟ
ꢡ
ꢜ
ꢢ
ꢯ
ꢫ
ꢒ
ꢟ
ꢞ
ꢪ
ꢢ
ꢛ
ꢞ
ꢤ
ꢦ
ꢣ
ꢛ
ꢜ
ꢰ
ꢪ
ꢞ
ꢦ
ꢞ
ꢢ
ꢜ
ꢦ
ꢤ
ꢦ
ꢣ
ꢡ
ꢟ
ꢛ
ꢩ
ꢛ
ꢜ
ꢤ
ꢩ
ꢥ
ꢥ ꢜꢩ ꢦꢣꢣ ꢞ ꢢꢬꢦ ꢟ ꢮꢛ ꢣꢦ ꢜ ꢞꢢꢦ ꢪꢫ ꢓ ꢜ ꢡꢩ ꢩ ꢞ ꢢꢬꢦ ꢟ ꢧꢟ ꢞ ꢪꢥꢤ ꢢꢣ ꢊ ꢧꢟ ꢞ ꢪꢥꢤ ꢢꢛꢞ ꢜ
ꢢ
ꢧ
ꢟ
ꢞ
ꢤ
ꢦ
ꢣ
ꢣ
ꢛ
ꢜ
ꢰ
ꢪ
ꢞ
ꢦ
ꢣ
ꢜ
ꢞ
ꢢ
ꢜ
ꢦ
ꢤ
ꢦ
ꢣ
ꢣ
ꢡ
ꢟ
ꢛ
ꢩ
ꢯ
ꢛ
ꢜ
ꢤ
ꢩ
ꢥ
ꢪ
ꢦ
ꢢ
ꢦ
ꢣ
ꢛ
ꢜ
ꢰ
ꢞ
ꢝ
ꢡ
ꢩ
ꢩ
ꢧ
ꢡ
ꢟ
ꢡ
ꢠ
ꢦ
ꢢ
ꢦ
ꢟ
ꢣ
ꢫ
1
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443
5秒后页面跳转
常用8脚开关电源芯片型号大全
74HC04芯片引脚图及功能、应用电路图讲解
CR6842芯片参数、引脚配置、应用电路图详解
国产PoE供电芯片选型替代指南，你想要的都在这里！
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
