ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢅ
ꢀ
ꢆ
ꢁ
ꢇ
ꢈ
ꢊ ꢃꢄꢂꢋꢈꢌ ꢍꢄꢎ ꢏꢐꢈ ꢐꢌꢑ ꢐ ꢍꢄꢒꢓ ꢑ ꢑ ꢐꢒꢐ ꢌꢈꢔ ꢋ ꢓ ꢏꢍ ꢔ ꢋꢊ ꢏ
ꢉ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢅ
ꢀ
ꢆ
ꢁ
ꢕ
ꢕ
ꢙ
ꢖ ꢓꢄ ꢗꢈ ꢆ ꢍꢕꢄꢂꢄ ꢐꢈ ꢊ ꢘꢄ ꢏꢘ ꢄ
SCAS038A − D2957, JULY 1987 − REVISED APRIL 1993
• Eight D-Type Flip-Flops in a Single Package
• 3-State Bus Driving Inverting Outputs
• Full Parallel Access for Loading
54ACT11534 . . . JT PACKAGE
74ACT11534 . . . DW OR NT PACKAGE
(TOP VIEW)
• Inputs Are TTL-Voltage Compatible
1Q
2Q
OC
1D
2D
3D
4D
1
24
23
22
21
20
19
18
17
16
15
14
13
2
• Flow-Through Architecture to Optimize
3Q
3
PCB Layout
4Q
4
• Center-Pin V
and GND Configurations to
Minimize High-Speed Switching Noise
CC
GND
GND
GND
GND
5Q
5
6
V
V
CC
CC
• EPICt (Enhanced-Performance Implanted
7
CMOS) 1-mm Process
8
5D
• 500-mA Typical Latch-Up Immunity
at 125°C
• Package Options Include Plastic Small-
Outline Packages, Ceramic Chip Carriers,
and Standard Plastic and Ceramic 300-mil
DIPs
9
6D
10
11
12
6Q
7D
7Q
8D
8Q
CLK
54ACT11534 . . . FK PACKAGE
(TOP VIEW)
description
These eight flip-flops feature 3-state outputs
designed for implementing buffer registers, I/O
ports, bidirectional bus drivers, and working
registers.
4
3
2 1 28 27 26
5
6
7
8
9
25 7D
2D
24
23
22
21
20
19
8D
1D
OC
NC
1Q
2Q
3Q
CLK
NC
8Q
7Q
6Q
The eight flip-flops of the ′ACT11534 are
edge-triggered D-type flip-flops. On the positive
transition of the clock, the Q outputs are set to the
complement of the logic levels at the D inputs. The
′ACT11534 is functionally equivalent to the
′ACT11373 except for having inverted outputs.
10
11
12 13 14 15 16 17 18
An output-control input (OC) is used to place the
eight outputs in either a normal logic state (high or
low logic levels) or a high-impedance state. In the
high-impedance state, the outputs neither load
NC − No internal connection
nor drive the bus lines significantly.
The
FUNCTION TABLE
(each flip-flop)
high-impedance third state and increased drive
provide the capability to drive the bus lines in a
bus-organized system without need for interface
or pull-up components. The output control (OC)
does not affect the internal operations of the
flip-flops. Old data can be retained, or new data
can be entered while the outputs are in the
high-impedance state.
INPUTS
OUTPUT
Q
OC
CLK
D
L
L
L
H
↑
↑
L
X
H
L
X
X
L
H
Q
Z
0
The 54ACT11534 is characterized for operation
over the full military temperature range of −55°C
to 125°C. The 74ACT11534 is characterized for
operation from − 40°C to 85°C.
EPIC is a trademark of Texas Instruments Incorporated.
ꢏ
ꢏ
ꢒ
ꢊ
ꢪ
ꢌ
ꢥ
ꢘ
ꢃ
ꢣ
ꢄ
ꢤ
ꢓ
ꢞ
ꢊ
ꢜ
ꢚ
ꢝ
ꢌ
ꢂ
ꢄ
ꢂ
ꢛ
ꢜ
ꢦ
ꢝ
ꢞ
ꢤ
ꢟ
ꢠ
ꢡ
ꢡ
ꢢ
ꢢ
ꢛ
ꢛ
ꢞ
ꢞ
ꢜ
ꢜ
ꢛ
ꢣ
ꢣ
ꢧ
ꢤ
ꢥ
ꢟ
ꢟ
ꢦ
ꢦ
ꢜ
ꢢ
ꢡ
ꢠ
ꢣ
ꢣ
ꢞ
ꢝ
ꢧ
ꢄꢦ
ꢥ
ꢨ
ꢣ
ꢩ
ꢛ
ꢤ
ꢡ
ꢣ
ꢢ
ꢛ
ꢢ
ꢞ
ꢟ
ꢜ
ꢥ
ꢪ
ꢡ
ꢜ
ꢢ
ꢢ
ꢦ
ꢣ
ꢫ
Copyright 1993, Texas Instruments Incorporated
ꢟ
ꢞ
ꢤ
ꢢ
ꢞ
ꢟ
ꢠ
ꢢ
ꢞ
ꢣ
ꢧ
ꢛ
ꢝ
ꢛ
ꢤ
ꢦ
ꢟ
ꢢ
ꢬ
ꢢ
ꢦ
ꢟ
ꢞ
ꢝ
ꢭ
ꢡ
ꢓ
ꢜ
ꢠ
ꢦ
ꢣ
ꢢ
ꢡ
ꢜ
ꢪ
ꢡ
ꢟ
ꢪ
ꢮ
ꢡ
ꢢ ꢦ ꢣ ꢢꢛ ꢜꢰ ꢞꢝ ꢡ ꢩꢩ ꢧꢡ ꢟ ꢡ ꢠ ꢦ ꢢ ꢦ ꢟ ꢣ ꢫ
ꢟ
ꢟ
ꢡ
ꢜ
ꢢ
ꢯ
ꢫ
ꢏ
ꢟ
ꢞ
ꢪ
ꢥ
ꢤ
ꢢ
ꢛ
ꢞ
ꢜ
ꢧ
ꢟ
ꢞ
ꢤ
ꢦ
ꢣ
ꢣ
ꢛ
ꢜ
ꢰ
ꢪ
ꢞ
ꢦ
ꢣ
ꢜ
ꢞ
ꢢ
ꢜ
ꢦ
ꢤ
ꢦ
ꢣ
ꢣ
ꢡ
ꢟ
ꢛ
ꢩ
ꢯ
ꢛ
ꢜ
ꢤ
ꢩ
ꢥ
ꢪ
ꢦ
2−1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001