SL74LS164
8-Bit Serial-Input/Parallel-Output
Shift Register
This 8-bit shift register features gated serial inputs and an
asynchronous reset. The gated serial inputs (A and B) permit complete
control over incoming data as a low at either (or both) input(s) inhibits
entry of the new data and resets the first flip flop to the low level at the
next clock pulse. A high level input enables the other input which will
then determine the state of the first flip-flop. Data at the serial inputs
may be changed while the clock is high or low, but only information
meeting the setup requirements will be entered clocking occurs or the
low-to-high level transition of the clock input. All inputs are diode-
clamped to minimize transmission-line effects.
ORDERING INFORMATION
SL74LS164N Plastic
SL74LS164D SOIC
TA =0° to 70°C
·
·
·
Gated (Enable/Disable) Serial Inputs
Fully Buffered Clock and Serial Inputs
Asynchronous Clear
for all packages
PIN ASSIGNMENT
LOGIC DIAGRAM
FUNCTION TABLE
Inputs
Clock
X
Outputs
Reset
L
A1 A2
X X
X X
H D
D H
L L
QA QB ... QH
L
L ... L
H
no change
H
D QAn ... QGn
D QAn ... QGn
L QAn ... QGn
PIN 14 =VCC
PIN 7 = GND
H
H
D = data input
X = don’ t care
QAn - QGn = data shifted from the previous stage on a
rising edge at the clock input.
System Logic
Semiconductor
SLS