5秒后页面跳转
74LVC1G32GW,118 PDF预览

74LVC1G32GW,118

更新时间: 2024-02-16 14:01:43
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
19页 351K
描述
74LVC1G32 - Single 2-input OR gate TSSOP 5-Pin

74LVC1G32GW,118 技术参数

生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP,针数:5
Reach Compliance Code:unknown风险等级:5.75
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-G5
JESD-609代码:e3长度:2.05 mm
逻辑集成电路类型:OR GATE功能数量:1
输入次数:2端子数量:5
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
传播延迟(tpd):10.5 ns座面最大高度:1.1 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:TIN端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
宽度:1.25 mmBase Number Matches:1

74LVC1G32GW,118 数据手册

 浏览型号74LVC1G32GW,118的Datasheet PDF文件第2页浏览型号74LVC1G32GW,118的Datasheet PDF文件第3页浏览型号74LVC1G32GW,118的Datasheet PDF文件第4页浏览型号74LVC1G32GW,118的Datasheet PDF文件第5页浏览型号74LVC1G32GW,118的Datasheet PDF文件第6页浏览型号74LVC1G32GW,118的Datasheet PDF文件第7页 
74LVC1G32  
Single 2-input OR gate  
Rev. 10 — 4 September 2012  
Product data sheet  
1. General description  
The 74LVC1G32 provides one 2-input OR function.  
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these  
devices as translators in mixed 3.3 V and 5 V applications.  
Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise and fall  
time.  
This device is fully specified for partial power-down applications using IOFF  
.
The IOFF circuitry disables the output, preventing the damaging backflow current through  
the device when it is powered down.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 5.5 V  
High noise immunity  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8-B/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
24 mA output drive (VCC = 3.0 V)  
CMOS low power consumption  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Inputs accept voltages up to 5 V  
Multiple package options  
Specified from 40 C to +85 C and 40 C to +125 C  
 
 

与74LVC1G32GW,118相关器件

型号 品牌 描述 获取价格 数据表
74LVC1G32GW,125 NXP 74LVC1G32 - Single 2-input OR gate TSSOP 5-Pin

获取价格

74LVC1G32GW,165 NXP 74LVC1G32 - Single 2-input OR gate TSSOP 5-Pin

获取价格

74LVC1G32GW-G NXP IC LVC/LCX/Z SERIES, 2-INPUT OR GATE, PDSO5, 1.25 MM, PLASTIC, MO-203, SC-88A, SOT353-1, T

获取价格

74LVC1G32GW-Q100 NXP LVC/LCX/Z SERIES, 2-INPUT OR GATE, PDSO5, 1.25 MM, PLASTIC, MO-203, SC-88A, SOT353-1, TSSO

获取价格

74LVC1G32GW-Q100 NEXPERIA Single 2-input OR gateProduction

获取价格

74LVC1G32GW-Q100,125 NXP OR Gate, LVC/LCX/Z Series, 1-Func, 2-Input, CMOS, PDSO5

获取价格