5秒后页面跳转
74AUP2G00GD PDF预览

74AUP2G00GD

更新时间: 2024-02-12 02:04:00
品牌 Logo 应用领域
恩智浦 - NXP 逻辑集成电路光电二极管
页数 文件大小 规格书
17页 492K
描述
Low-power dual 2-input NAND gate

74AUP2G00GD 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:HVBCC,Reach Compliance Code:compliant
Factory Lead Time:13 weeks风险等级:1.77
系列:AUP/ULP/VJESD-30 代码:R-PBCC-B8
长度:1.35 mm逻辑集成电路类型:NAND GATE
功能数量:2输入次数:2
端子数量:8最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:HVBCC封装形状:RECTANGULAR
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):NOT SPECIFIED
传播延迟(tpd):24.9 ns座面最大高度:0.35 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):0.8 V
标称供电电压 (Vsup):1.1 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子形式:BUTT端子位置:BOTTOM
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:0.8 mm

74AUP2G00GD 数据手册

 浏览型号74AUP2G00GD的Datasheet PDF文件第2页浏览型号74AUP2G00GD的Datasheet PDF文件第3页浏览型号74AUP2G00GD的Datasheet PDF文件第4页浏览型号74AUP2G00GD的Datasheet PDF文件第5页浏览型号74AUP2G00GD的Datasheet PDF文件第6页浏览型号74AUP2G00GD的Datasheet PDF文件第7页 
74AUP2G00  
Low-power dual 2-input NAND gate  
Rev. 04 — 5 June 2008  
Product data sheet  
1. General description  
The 74AUP2G00 provides the dual 2-input NAND function.  
Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall  
times across the entire VCC range from 0.8 V to 3.6 V.  
This device ensures a very low static and dynamic power consumption across the entire  
VCC range from 0.8 V to 3.6 V.  
This device is fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing a damaging backflow current through the device  
when it is powered down.  
2. Features  
I Wide supply voltage range from 0.8 V to 3.6 V  
I High noise immunity  
I Complies with JEDEC standards:  
N JESD8-12 (0.8 V to 1.3 V)  
N JESD8-11 (0.9 V to 1.65 V)  
N JESD8-7 (1.2 V to 1.95 V)  
N JESD8-5 (1.8 V to 2.7 V)  
N JESD8-B (2.7 V to 3.6 V)  
I ESD protection:  
N HBM JESD22-A114E Class 3A exceeds 5000 V  
N MM JESD22-A115-A exceeds 200 V  
N CDM JESD22-C101C exceeds 1000 V  
I Low static power consumption; ICC = 0.9 µA (maximum)  
I Latch-up performance exceeds 100 mA per JESD78 Class II  
I Inputs accept voltages up to 3.6 V  
I Low noise overshoot and undershoot < 10 % of VCC  
I IOFF circuitry provides partial Power-down mode operation  
I Multiple package options  
I Specified from 40 °C to +85 °C and 40 °C to +125 °C  

与74AUP2G00GD相关器件

型号 品牌 描述 获取价格 数据表
74AUP2G00GD,125 NXP 74AUP2G00 - Low-power dual 2-input NAND gate SON 8-Pin

获取价格

74AUP2G00GM NXP Low-power dual 2-input NAND gate

获取价格

74AUP2G00GM,125 NXP 74AUP2G00 - Low-power dual 2-input NAND gate QFN 8-Pin

获取价格

74AUP2G00GN NEXPERIA Low-power dual 2-input NAND gateProduction

获取价格

74AUP2G00GS NEXPERIA Low-power dual 2-input NAND gateProduction

获取价格

74AUP2G00GT NXP Low-power dual 2-input NAND gate

获取价格