5秒后页面跳转
54FCT273DMQR PDF预览

54FCT273DMQR

更新时间: 2024-02-22 08:06:12
品牌 Logo 应用领域
美国国家半导体 - NSC 触发器锁存器逻辑集成电路
页数 文件大小 规格书
8页 169K
描述
Octal D Flip-Flop

54FCT273DMQR 技术参数

是否Rohs认证:不符合生命周期:Obsolete
Reach Compliance Code:compliant风险等级:5.92
Is Samacsys:NJESD-30 代码:S-XQCC-N20
JESD-609代码:e0负载电容(CL):50 pF
逻辑集成电路类型:D FLIP-FLOP最大I(ol):0.048 A
功能数量:8端子数量:20
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:CERAMIC封装代码:QCCN
封装等效代码:LCC20,.35SQ封装形状:SQUARE
封装形式:CHIP CARRIER包装方法:TAPE AND REEL
电源:5 V认证状态:Not Qualified
子类别:FF/Latches标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:NO LEAD端子节距:1.27 mm
端子位置:QUAD触发器类型:POSITIVE EDGE
Base Number Matches:1

54FCT273DMQR 数据手册

 浏览型号54FCT273DMQR的Datasheet PDF文件第2页浏览型号54FCT273DMQR的Datasheet PDF文件第3页浏览型号54FCT273DMQR的Datasheet PDF文件第4页浏览型号54FCT273DMQR的Datasheet PDF文件第5页浏览型号54FCT273DMQR的Datasheet PDF文件第6页浏览型号54FCT273DMQR的Datasheet PDF文件第7页 
March 1993  
54FCT/74FCT273  
Octal D Flip-Flop  
General Description  
Features  
Y
CC  
I
reduced to 40.0 mA  
The ’FCT273 has eight edge-triggered D-type flip-flops with  
individual D inputs and Q outputs. The common buffered  
Clock (CP) and Master Reset (MR) input load and reset  
(clear) all flip-flops simultaneously.  
Y
Y
Y
Y
Y
Y
Y
Y
Ideal buffer for MOS microprocessor or memory  
Eight edge-triggered D flip-flops  
Buffered common clock  
The register is fully edge-triggered. The state of each D in-  
put, one setup time before the LOW-to-HIGH clock tran-  
sition, is transferred to the corresponding flip-flop’s Q out-  
put.  
Buffered, asynchronous master reset  
TTL input and output level compatible  
TTL levels accept CMOS levels  
e
I
48 mA (Com), 32 mA (Mil)  
OL  
All outputs will be forced LOW independently of Clock or  
Data inputs by a LOW voltage level on the MR input. The  
device is useful for applications where the true output only is  
required and the Clock and Master Reset are common to all  
storage elements.  
NSC 54/74FCT273 is pin and functionally equivalent to  
IDT 54/74FCT273  
Y
Military product compliant to MIL-STD-883 and  
Ý
Standard Military Drawing 5962-87656  
Logic Symbols  
Connection Diagrams  
Pin Assignment  
for DIP, Flatpak and SOIC  
IEEE/IEC  
TL/F/10146–1  
TL/F/10146–2  
TL/F/10146–3  
Pin Names  
Description  
Pin Assignment  
for LCC  
D D  
0
Data Inputs  
7
MR  
CP  
Master Reset  
Clock Pulse Input  
Data Outputs  
Q Q  
0
7
TL/F/10146–4  
FACTTM is a trademark of National Semiconductor Corporation.  
C
1995 National Semiconductor Corporation  
TL/F/10146  
RRD-B30M105/Printed in U. S. A.  

与54FCT273DMQR相关器件

型号 品牌 描述 获取价格 数据表
54FCT273DMX NSC Octal D Flip-Flop

获取价格

54FCT273F NSC Octal D-Type Flip-Flop

获取价格

54FCT273FCQB NSC Octal D Flip-Flop

获取价格

54FCT273FCQR NSC Octal D Flip-Flop

获取价格

54FCT273FCX NSC Octal D Flip-Flop

获取价格

54FCT273FM NSC 暂无描述

获取价格