5秒后页面跳转
54175FMQB PDF预览

54175FMQB

更新时间: 2024-02-15 10:06:05
品牌 Logo 应用领域
美国国家半导体 - NSC 触发器锁存器逻辑集成电路
页数 文件大小 规格书
8页 152K
描述
Hex/Quad D Flip-Flops with Clear

54175FMQB 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DFP, FL16,.3Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.53
Is Samacsys:N系列:TTL/H/L
JESD-30 代码:R-GDFP-F16JESD-609代码:e0
长度:9.6645 mm负载电容(CL):15 pF
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:30000000 Hz
最大I(ol):0.016 A位数:4
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:COMPLEMENTARY封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DFP封装等效代码:FL16,.3
封装形状:RECTANGULAR封装形式:FLATPACK
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
最大电源电流(ICC):45 mA传播延迟(tpd):25 ns
认证状态:Not Qualified筛选级别:38535Q/M;38534H;883B
座面最大高度:2.032 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:TTL温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:FLAT
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:6.604 mm最小 fmax:30 MHz
Base Number Matches:1

54175FMQB 数据手册

 浏览型号54175FMQB的Datasheet PDF文件第2页浏览型号54175FMQB的Datasheet PDF文件第3页浏览型号54175FMQB的Datasheet PDF文件第4页浏览型号54175FMQB的Datasheet PDF文件第5页浏览型号54175FMQB的Datasheet PDF文件第6页浏览型号54175FMQB的Datasheet PDF文件第7页 
June 1989  
54174/DM54174/DM74174, 54175/DM54175/DM74175  
Hex/Quad D Flip-Flops with Clear  
General Description  
Features  
Y
Y
Y
Y
Y
174 contains six flip-flops with single-rail outputs  
175 contains four flip-flops with double-rail outputs  
Buffered clock and direct clear inputs  
Individual data input to each flip-flop  
Applications include:  
These positive-edge triggered flip-flops utilize TTL circuitry  
to implement D-type flip-flop logic. All have a direct clear  
input, and the quad (175) version features complementary  
outputs from each flip-flop.  
Information at the D inputs meeting the setup and hold time  
requirements is transferred to the Q outputs on the positive-  
going edge of the clock pulse. Clock triggering occurs at a  
particular voltage level and is not directly related to the tran-  
sition time of the positive-going pulse. When the clock input  
is at either the high or low level, the D input signal has no  
effect at the output.  
Buffer/storage registers  
Shift registers  
Pattern generators  
Y
Y
Y
Typical clock frequency 40 MHz  
Typical power dissipation per flip-flop 38 mW  
Alternate Military/Aerospace device (54174, 54175) is  
available. Contact a National Semiconductor Sales Of-  
fice/Distributor for specifications.  
Connection Diagrams  
Dual-In-Line Package  
Dual-In-Line Package  
TL/F/6557–2  
Order Number 54175DMQB, 54175FMQB, DM54175J,  
DM54175W or DM74175N  
TL/F/6557–1  
Order Number 54174DMQB, 54174FMQB, DM54174J,  
DM54174W or DM74174N  
See NS Package Number J16A, N16E or W16A  
See NS Package Number J16A, N16E or W16A  
Function Table (Each Flip-Flop)  
Inputs  
Outputs  
²
Q
Clear  
Clock  
D
Q
L
H
H
H
X
u
u
L
X
H
L
L
H
L
H
L
H
X
Q
Q
0
0
e
e
e
H
L
High Level (steady state)  
Low Level (steady state)  
Don’t Care  
X
e
Transition from low to high level  
u
0
e
Q
The level of Q before the indicated steady-state input conditions were established.  
175 only  
e
²
C
1995 National Semiconductor Corporation  
TL/F/6557  
RRD-B30M105/Printed in U. S. A.  

与54175FMQB相关器件

型号 品牌 描述 获取价格 数据表
54175-M004 AMPHENOL Interconnection Device

获取价格

54176FM FAIRCHILD Decade Counter, Asynchronous, Up Direction, TTL, CDFP14,

获取价格

54177DM ETC Asynchronous Up Counter

获取价格

54177DMQB FAIRCHILD Binary Counter, Asynchronous, Up Direction, TTL, CDIP14,

获取价格

54177FM FAIRCHILD Binary Counter, Asynchronous, Up Direction, TTL, CDFP14,

获取价格

54179DM FAIRCHILD Shift Register, 4-Bit, TTL, CDIP16,

获取价格