Datasheet > 微控制器和处理器 > 其他 uPs/uCs/外围集成电路> MPC860SRZP50

MPC860SRZP50

更新时间： 2024-02-11 02:25:54

品牌	Logo	应用领域
摩托罗拉 - MOTOROLA		微控制器和处理器通信控制器外围集成电路 uCs集成电路 uPs集成电路异步传输模式 ATM
页数	文件大小	规格书
16页	48K
描述
ATM communication controller

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

MPC860SRZP50 技术参数

生命周期：	Transferred	包装说明：	,
Reach Compliance Code：	unknown	风险等级：	5.65
Base Number Matches：	1

MPC860SRZP50 数据手册

Technical Summary

MPC860SAR/D

Rev. 0.1, 12/2001

MPC860SAR

PowerQUICC™ Technical

Summary

Advance Information

MPC860SAR Communication Controller Technical Summary

The MPC860SAR ATM communication controller is an enhanced version of the MPC860

™

PowerQUICC family. In addition to all existing MPC860MH capabilities, the MPC860SAR

includes support for asynchronous transfer mode (ATM).

ATM support includes all ATM layer functions and some AAL functions, including

segmentation and reassembly (SAR) for AAL5. The 860SAR also supports reception and

transmission of raw ATM cells directly to and from memory (also known as AAL0), enabling

other AAL protocols to be supported in software.

ATM trafﬁc types directly supported include constant bit rate (CBR) and unspeciﬁed bit rate

(UBR), with a ﬂexible hardware scheduler enabling implementation of other trafﬁc types in

software, such as available bit rate (ABR).

The physical interface can be accomplished with the 860SAR by two methods. The ﬁrst

method is via a standard UTOPIA port. The second method is serially, via any of the serial

communication controllers (SCCs) of the 860SAR. In addition to the ATM layer and AAL

layer functionality, the 860SAR also provides transmission convergence (TC) sublayer

functionality, modeled after the TC mapping of ATM cells into T1/E1 frames. Thus, the

860SAR can receive any serial ATM data stream with byte-aligned synchronization, including

T1, E1, and ADSL.

Like the other MPC860 devices, the MPC860SAR can be used in a variety of controller

applications, excelling particularly in communications and networking products that provide

WAN to LAN functionality. These include routers, ATM line card controllers, residential

broadband network interface units, and ADSL modem and infrastructure applications. The

integration of the high-performance MPC860 core and ATM SAR in the 860SAR also enables

the design of an ATM switch controller in a single part.

The 860SAR integrates two separate processing blocks, common with all MPC860 devices.

These are:

•

A high-performance core which can be used as a general-purpose processor for

application programming

•

A RISC engine embedded in the communication processor module (CPM) which is

designed to provide the communications protocol processing provided by the

MPC860.

12 3 4 5 6 7...16

下载PDF

与MPC860SRZP50相关器件

型号	品牌	描述	获取价格	数据表
MPC860SRZQ50D4	FREESCALE	Hardware Specifications	获取价格
MPC860SRZQ50D4	NXP	PowerQUICC, 32 Bit Power Architecture, 50MHz, Communications Processor, 0 to 95C	获取价格
MPC860SRZQ50D4R2	FREESCALE	Hardware Specifications	获取价格
MPC860SRZQ50D4R2	NXP	32-BIT, 50MHz, RISC PROCESSOR, PBGA357, 25 X 25 MM, 1.27 MM PITCH, PLASTIC, BGA-357	获取价格
MPC860SRZQ66D4	FREESCALE	Hardware Specifications	获取价格
MPC860SRZQ66D4	NXP	PowerQUICC, 32 Bit Power Architecture, 66MHz, Communications Processor, 0 to 95C	获取价格