5秒后页面跳转
MC145484DW PDF预览

MC145484DW

更新时间: 2024-02-04 19:32:03
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 解码器过滤器编解码器电信集成电路电信电路光电二极管PC
页数 文件大小 规格书
26页 294K
描述
5 V PCM Codec-Filter

MC145484DW 技术参数

是否Rohs认证: 不符合生命周期:Transferred
零件包装代码:SSOP包装说明:SSOP, SSOP20,.3
针数:20Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.31.00.01
风险等级:5.06压伸定律:A/MU-LAW
滤波器:YES最大增益公差:0.25 dB
JESD-30 代码:R-PDSO-G20JESD-609代码:e0
长度:7.2 mm线性编码:NOT AVAILABLE
湿度敏感等级:1功能数量:1
端子数量:20工作模式:SYNCHRONOUS/ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装等效代码:SSOP20,.3封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH峰值回流温度(摄氏度):220
电源:5 V认证状态:Not Qualified
座面最大高度:1.99 mm子类别:Codecs
最大压摆率:0.005 mA标称供电电压:5 V
表面贴装:YES技术:CMOS
电信集成电路类型:PCM CODEC温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:5.29 mm
Base Number Matches:1

MC145484DW 数据手册

 浏览型号MC145484DW的Datasheet PDF文件第2页浏览型号MC145484DW的Datasheet PDF文件第3页浏览型号MC145484DW的Datasheet PDF文件第4页浏览型号MC145484DW的Datasheet PDF文件第5页浏览型号MC145484DW的Datasheet PDF文件第6页浏览型号MC145484DW的Datasheet PDF文件第7页 
Order this document  
by MC145484/D  
SEMICONDUCTOR TECHNICAL DATA  
Advance Information  
DW SUFFIX  
SOG PACKAGE  
CASE 751D  
20  
The MC145484 is a general purpose per channel PCM Codec–Filter with pin  
selectable Mu–Law or A–Law companding, and is offered in 20–pin SOG and  
SSOP packages. This device performs the voice digitization and reconstruction  
as well as the band limiting and smoothing required for PCM systems. This  
device is designed to operate in both synchronous and asynchronous  
applications and contains an on–chip precision reference voltage.  
This device has an input operational amplifier whose output is the input to the  
encoder section. The encoder section immediately low–pass filters the analog  
signal with an active R–C filter to eliminate very high frequency noise from being  
modulated down to the passband by the switched capacitor filter. From the  
active R–C filter, the analog signal is converted to a differential signal. From this  
point, all analog signal processing is done differentially. This allows processing  
of an analog signal that is twice the amplitude allowed by a single–ended  
design, which reduces the significance of noise to both the inverted and  
non–inverted signal paths. Another advantage of this differential design is that  
noise injected via the power supplies is a common–mode signal that is  
cancelled when the inverted and non–inverted signals are recombined. This  
dramatically improves the power supply rejection ratio.  
After the differential converter, a differential switched capacitor filter band–  
passes the analog signal from 200 Hz to 3400 Hz before the signal is digitized  
by the differential compressing A/D converter.  
The decoder accepts PCM data and expands it using a differential D/A  
converter. The output of the D/A is low–pass filtered at 3400 Hz and sinX/X  
compensated by a differential switched capacitor filter. The signal is then filtered  
by an active R–C filter to eliminate the out–of–band energy of the switched  
capacitor filter.  
1
SD SUFFIX  
SSOP  
CASE 940C  
20  
1
ORDERING INFORMATION  
MC145484DW  
MC145484SD  
SOG Package  
SSOP  
PIN ASSIGNMENT  
V
Ref  
1
20  
19  
V
AG  
AG  
RO–  
2
TI+  
PI  
3
4
18  
17  
TI–  
TG  
PO–  
PO+  
5
6
16  
15  
Mu/A  
V
V
SS  
DD  
FSR  
DR  
7
14  
13  
12  
11  
FST  
The MC145484 PCM Codec–Filter has a high impedance VAG reference pin  
which allows for decoupling of the internal circuitry that generates the  
mid–supply VAG reference voltage, to the VSS power supply ground. This  
reduces clock noise on the analog circuitry when external analog signals are  
referenced to the power supply ground. This device is optimal for electronic  
SLIC interfaces.  
8
DT  
BCLKR  
PDI  
9
BCLKT  
MCLK  
10  
The MC145484 PCM Codec–Filter accepts a variety of clock formats,  
including Short Frame Sync, Long Frame Sync, IDL, and GCI timing  
environments. This device also maintains compatibility with Motorola’s family of  
Telecommunication products, including the MC14LC5472 and MC145572  
U–Interface Transceivers, MC145474/75 and MC145574 S/T–Interface Trans-  
ceivers, MC145532 ADPCM Transcoder, MC145422/26 UDLT–1,  
MC145421/25 UDLT–2, and MC3419/MC33120 SLICs.  
The MC145484 PCM Codec–Filter utilizes CMOS due to its reliable  
low–power performance and proven capability for complex analog/digital VLSI  
functions.  
Single 5 V Power Supply  
Typical Power Dissipation of 15 mW, Power–Down of 0.01 mW  
Fully–Differential Analog Circuit Design for Lowest Noise  
Transmit Band–Pass and Receive Low–Pass Filters On–Chip  
Active R–C Pre–Filtering and Post–Filtering  
Mu–Law and A–Law Companding by Pin Selection  
On–Chip Precision Reference Voltage of 1.575 V for a – 0 dBm TLP @ 600  
Push–Pull 300 Power Drivers with External Gain Adjust  
MC14LC5480EVK is the Evaluation Kit for This Device  
This document contains information on a new product. Specifications and information herein are subject to change without notice.  
REV 0  
2/97  
TN97022700  
Motorola, Inc. 1997  

与MC145484DW相关器件

型号 品牌 描述 获取价格 数据表
MC145484DWR2 NXP A/MU-LAW, PCM CODEC, PDSO20, SOG-20

获取价格

MC145484EG NXP A/MU-LAW, PCM CODEC, PDSO20, SOG-20

获取价格

MC145484EG ROCHESTER A/MU-LAW, PCM CODEC, PDSO20, SOG-20

获取价格

MC145484EJ ROCHESTER A/MU-LAW, PCM CODEC, PDSO20, TSSOP-20

获取价格

MC145484EN NXP A/MU-LAW, PCM CODEC, PDSO20, SSOP-20

获取价格

MC145484ENR2 NXP A/MU-LAW, PCM CODEC, PDSO20, SSOP-20

获取价格