VSC8145-03 and VSC8145-04
Datasheet
Extended Multirate 4:1 SONET/SDH Transceiver with Integrated CRU/CMU
●
●
●
●
●
●
●
●
●
●
High-speed clock output power-down option
Low-speed 4-bit LVDS I/O
FEATURES
●
Integrated clock and data recovery unit
LOS detect with automatic Lock to Reference
Low-speed bit-order swap (MSB/LSB)
Onboard FIFO with automatic reset function
Equipment, Facility, and Split Loopback modes
Rx/Tx internal Loop Timing mode
Single 2.5 V power supply
●
Extended multirate support for:
•
STS-3/STM-1, STS-12/STM-4, STS-48/STM-16,
with and without FEC
•
•
•
•
Gigabit Ethernet (1.25 Gbps and 2.50 Gbps)
Fibre Channel (1.0625 Gbps and 2.125 Gbps)
Fast Ethernet
FDDI
800 mW typical power consumption
0.18 μm CMOS technology
●
●
Selectable CRU and CMU Bypass mode
Complies with Telcordia and ITU-T jitter
specifications
GENERAL DESCRIPTION
The VSC8145 device is a extended multirate transceiver with an integrated clock recovery unit (CRU) and a clock
multiplier unit (CMU) designed for use in SONET/SDH systems operating at STS-3/STM-1, STS-12/STM-4,
STS-48/STM-16 with Forward Error Correction (FEC), Gigabit Ethernet (GbE), Fibre Channel (FC), and various
other data rates.
This datasheet documents the VSC8145-03 and VSC8145-04 variants of the VSC8145 device. For information about
differences between these variants and the VSC8145-01 and VSC8145-02 variants, see “Electrical Specifications,”
page 23.
The integrated CRU phase locked loop (PLL) recovers the high-speed clock from the input data. The integrated CMU
PLL multiplies a low-speed reference clock to provide the high-speed serial line clock for internal logic and output
retiming. The parallel 4-bit LVDS interface incorporates an onboard FIFO, eliminating loop timing issues. Facility,
Equipment, and Split Loopback modes are supported by the VSC8145 device.
Two selectable, externally-supplied reference clock inputs (REFCLK[0:1]) support the CRU PLL and CMU PLL
operations by maintaining a lock condition when the high-speed data is missing at the input. The CRU and CMU can
use the same reference clock input or can use separate inputs when the receive data and transmit data are not at the
same rate. Two reference clock selector inputs, CRURS for the CRU, and CMURS for the CMU, allow selection
between the two REFCLK inputs.
A Loss of Lock (LOL) status signal indicates a loss of lock of the PLL. The Loss of Signal (LOS) status signal
indicates the occurrence of an all zeros or all ones pattern. During a LOS condition, an all zeros data pattern is
generated, along with a SONET-quality clock (for SONET rates only).
VMDS-10163 Revision 4.0
August 1, 2006
© VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012
Tel: (800) VITESSE • FAX: (805) 987-5896 • E-mail: prodinfo@vitesse.com
Internet: www.vitesse.com
1 of 44