®
Intel 82598 10 GbE Controller
Datasheet
LAN Access Division
FEATURES
General
Serial Flash Interface
Host Interface
4-wire SPI EEPROM Interface
PCI Express* (PCIe*) Specification v2.0 (2.5 GT/s)
Configurable LED operation for software or OEM
customization of LED displays
Bus width - x1, x2, x4, x8
64-bit address support for systems using more than
four GB of physical memory
Protected EEPROM space for private configuration
Device disable capability
MAC FUNCTIONS
Package Size - 31 x 31 mm
Descriptor ring management hardware for transmit and
receive
Networking
ACPI register set and power down functionality supporting D0
and D3 states
Complies with the 10 Gb/s and 1 Gb/s Ethernet/802.3ap
(KX/KX4) specification
A mechanism for delaying/reducing transmit interrupts
Software-controlled global reset bit (resets everything except
the configuration registers)
Complies with the 10 Gb/s Ethernet/802.3ae (XAUI)
specification
Complies with the 1000BASE-BX specification
Support for jumbo frames of up to 16 kB
Auto negotiation clause 73 for supported mode
CX4 per 802.3ak
Eight Software-Definable Pins (SDP) per port
Four of the SDP pins can be configured as general-purpose
interrupts
Wakeup
IPv6 wake-up filters
Flow control support: send/receive pause frames and
receive FIFO thresholds
Configurable flexible filter (through EEPROM)
LAN function disable capability
Statistics for management and RMON
802.1q VLAN Support
Programmable receive buffer of 512 kB, which can be
subdivided to up-to-eight individual packet buffers
Programmable transmit buffer of 320 kB, subdivided into up-
to-eight individual packet buffers of 40 kB each
Default Configuration by EEPROM for all LEDs for pre-driver
functionality
TCP Segmentation Offload (TSO): up to 256 kB
IPv6 support for IP/TCP and IP/UDP receive checksum
offload
Fragmented UDP checksum offload for packet
reassembly
Message Signaled Interrupts (MSI)
Message Signaled Interrupts (MSI-X)
Interrupt throttling control to limit maximum interrupt
rate and improve CPU usage
Manageability
Eight VLAN L2 filters
16 Flex L3 Port filters
Four flexible TCO filters
Multiple receive queues (RSS) 8 x 8 and 16 x 4
32 transmit queues
Four L3 address filters (IPv4)
Advanced pass through-compatible management packet
transmit/receive support
Dynamic interrupt moderation
DCA support
SMBus interface to an external BMC
NC-SI interface to an external BMC
Four L3 address filters (IPv6)
Four L2 address filters
TCP timer interrupts
No snoop
Relaxed ordering
Support for 16 Virtual Machines Device queues (VMDq)
per port
Reference Number: 319282-007
Revision: 3.2
October 2010
5秒后页面跳转
全球首块英伟达H200交付 黄仁勋“送货上门”
常用8脚开关电源芯片型号大全
74HC04芯片引脚图及功能、应用电路图讲解
CR6842芯片参数、引脚配置、应用电路图详解
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
