Integrated
Circuit
Systems, Inc.
ICS9LPRS511
Advance Information
Low Power Programmable Timing Control Hub™ for P4™ processor
Recommended Application:
Features/Benefits:
Low Power CK505 Programmable clock
•
•
•
•
•
•
Programmable output frequencies
Programmable output skew.
Programmable spread percentage for EMI control.
Programmable watch dog safe frequency.
Supports tight ppm accuracy clocks for Serial-ATA
Supports spread spectrum modulation, 0.25ꢀ center
spread.
Output Features:
•
•
•
•
•
•
•
•
•
•
2 - 0.8V differential push-pull CPU pairs
1 - 25 MHz
5 - PCI (33MHz)
1 - USB, 48MHz
1 - 24/48MHz
•
•
•
Uses external 14.318MHz crystal, external crystal load
caps are required for frequency tuning
1 - REF, 14.318MHz
8 - PCIEX 0.8V differential push-pull pairs
1 - PCIEX/DOT96MHz selectable pairs
1 - SATACLK differential pair
1 - 24.576MHz output
Low Power differential outputs (50ohm resistor to GND
not needed)
Integrated 33Ω series resistor on all differential
outputs
Key Specifications:
•
•
•
•
CPU outputs cycle-cycle jitter < 85ps
PCIEX outputs cycle-cycle jitter < 125ps
PCI outputs cycle-cycle jitter < 250ps
+/- 300ppm frequency accuracy on CPU & PCIEX clocks
FunctionalityTable
Pin Configuration
**RLATCH 1
64 25Mhz_0F_2x/Freerun*
63 GND
62 VDD25Mhz
Bit4
Bit3
Bit2
Bit1
Bit0
CPU
MHz
PCIEX
MHz
PCI
MHz
SATA
MHz
GND 2
VDD 3
FSLC FSLB FSLA
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
266.66
133.33
200.00
166.66
333.33
100.00
400.00
200.00
266.66
133.33
200.00
166.66
333.33
100.00
400.00
200.00
269.33
134.66
202.00
168.33
274.66
137.33
206.00
N/A
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
101.00
101.00
101.00
101.00
103.00
103.00
103.00
N/A
33.33
33.33
33.33
33.33
33.33
33.33
33.33
33.33
33.33
33.33
33.33
33.33
33.33
33.33
33.33
33.33
33.66
33.66
33.66
33.66
34.33
34.33
34.33
34.33
35.00
35.00
35.00
35.00
35.66
35.66
35.66
35.66
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
100.00
**GSEL/24.576Mhz 4
VDDPCI 5
61 VDDSATA
60 SATACLKT_LR
59 SATACLKC_LR
58 GND
57 REF0_2x/FSLC
56 GND
55 X1
GND 6
**DOC_1 7
PCICLK0 8
PCICLK1_3x 9
10
FSLB/PCICLK2_2x
SELRSET/RESET#/PCICLK3 11
PCICLK4 12
54 X2
53 VDDREF
52 SDATA
51 SCLK
**DOC_0 13
14
VDD48
FSLA/USB_48MHz 15
*SEL24_48#/24_48Mhz 16
GND 17
Vtt_PwrGd/WOL_STOP# 18
DOT96T_LR/PCIeT_LR0 19
DOT96C_LR/PCIeC_LR0 20
GND 21
50 GND
49 CPUT_LR0
48 CPUC_LR0
47 VDDCPU
46 CPUT_LR1
45 CPUC_LR1
44 VDDI/O
PCIeT_LR1 22
PCIeC_LR1 23
PCIeT_LR2 24
PCIeC_LR2 25
GND 26
PCIeT_LR3 27
PCIeC_LR3 28
PCIeT_LR4 29
43 GNDA
42 VDDA
41 PCIeT_LR8
40 PCIeC_LR8
39 PCIeT_LR7
38 PCIeC_LR7
37 GND
36 PCIeT_LR6
35 PCIeC_LR6
34 PCIeT_LR5
33 PCIeC_LR5
279.99
140.00
210.00
N/A
285.33
142.66
214.00
N/A
105.00
105.00
105.00
N/A
107.00
107.00
107.00
N/A
PCIeC_LR4 30
GND 31
VDDPCIEX 32
64-Pin TSSOP
* Internal Pull-Up Resistor
** Internal Pull-Down Resistor
RESET pin is 3.3V tolerant
1137–09/05/08
ADVANCE INFORMATION documents contain information on products in the formative or design phase development. Characteristic data and other specifications are design goals.
ICS reserves the right to change or discontinue these products without notice. Third party brands and names are the property of their respective owners.
5秒后页面跳转
MAX487芯片引脚图及功能、应用领域详解
IR2110驱动芯片引脚图及功能、电路图详解
74LS74是什么芯片 74LS74引脚图及功能表
CD4511芯片引脚图及功能、电路图解析
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
