5秒后页面跳转
9FG1200DG-1LFT PDF预览

9FG1200DG-1LFT

更新时间: 2024-01-13 08:11:46
品牌 Logo 应用领域
艾迪悌 - IDT 装置PC时钟
页数 文件大小 规格书
23页 288K
描述
Frequency Gearing Clock for CPU, PCIe Gen1, Gen2

9FG1200DG-1LFT 数据手册

 浏览型号9FG1200DG-1LFT的Datasheet PDF文件第2页浏览型号9FG1200DG-1LFT的Datasheet PDF文件第3页浏览型号9FG1200DG-1LFT的Datasheet PDF文件第4页浏览型号9FG1200DG-1LFT的Datasheet PDF文件第5页浏览型号9FG1200DG-1LFT的Datasheet PDF文件第6页浏览型号9FG1200DG-1LFT的Datasheet PDF文件第7页 
DATASHEET  
Frequency Gearing Clock for CPU, PCIe Gen1, Gen2  
& FBD  
ICS9FG1200D-1  
Description  
Features/Benefits  
ICS9FG1200D-1 follows the Intel DB1200GS Differential Buffer  
Specification. This buffer provides 12 output clocks for CPU Host  
Bus, PCIe Gen2, or Fully Buffered DIMM applications.The outputs  
are configured with two groups. Both groups (DIF 9:0) and (DIF  
11:10) can be equal to or have a gear ratio to the input clock. A  
differential CPU clock from a CK410B+ main clock generator,  
such as the ICS932S421, drives the ICS9FG1200D-1. The  
ICS9FG1200D-1 can provide outputs up to 400MHz.  
Drives 2 channels of 4 FBDIMMs (total of 8 FBDIMMs)  
Power up default is all outputs in 1:1 mode  
DIF_(9:0) can be “gear-shifted” from the input CPU Host  
Clock  
DIF_(11:10) can be “gear-shifted” from the input CPU  
Host Clock  
Spread spectrum compatible  
Supports output clock frequencies up to 400 MHz  
8 Selectable SMBus addresses  
SMBus address determines PLL or Bypass mode  
Key Specifications  
DIF output cycle-to-cycle jitter < 50ps  
DIF output-to-output skew < 100ps across all outputs in 1:1  
mode  
56-pin SSOP/TSSOP package  
RoHS compliant packaging  
Functional Block Diagram  
OE#  
SPREAD  
COMPATIBLE  
1:1 PLL  
2
STOP  
DIF(11:10)  
LOGIC  
10  
OE(9:0)#  
SPREAD  
COMPATIBLE  
GEARING PLL  
CLK_IN  
10  
STOP  
DIF(9:0)  
LOGIC  
CLK_IN#  
HIGH_BW#  
FS_A_410  
VTT_PWRGD#/PD  
SMB_A0  
SMB_A1  
CONTROL  
LOGIC  
SMB_A2_PLLBYP#  
SMBDAT  
SMBCLK  
IREF  
IDT® Frequency Gearing Clock for CPU, PCIe Gen1, Gen2 & FBD  
1138C 02/08/10  
1

与9FG1200DG-1LFT相关器件

型号 品牌 描述 获取价格 数据表
9FG1200YF-1LF-T IDT Processor Specific Clock Generator, 400MHz, PDSO56, 0.300 INCH, 0.635 MM PITCH, ROHS COMPL

获取价格

9FG1200YG-1LF-T IDT Processor Specific Clock Generator, 400MHz, PDSO56, 6.10 MM, 0.50 MM PITCH, ROHS COMPLIANT

获取价格

9FG1201HFLF IDT Frequency Gearing Clock for CPU, PCIe Gen1, Gen2, & FBD

获取价格

9FG1201HFLFT IDT Frequency Gearing Clock for CPU, PCIe Gen1, Gen2, & FBD

获取价格

9FG1201HFLF-T IDT 400MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56, 0.300 INCH, 0.635 MM PITCH, ROHS COMPLIANT,

获取价格

9FG1201HGLF IDT Frequency Gearing Clock for CPU, PCIe Gen1, Gen2, & FBD

获取价格