9DB633AGLFT

更新时间： 2024-02-29 02:20:37

品牌	Logo	应用领域
艾迪悌 - IDT		PC
页数	文件大小	规格书
14页	237K
描述
Six Output Differential Buffer for PCIe Gen3

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

9DB633AGLFT 数据手册

DATASHEET

Six Output Differential Buffer for PCIe Gen3

9DB633

Features/Benefits:

Recommended Application:

•

OE# pins/Suitable for Express Card applications

6 output PCIe Gen3 zero-delay/fanout buffer

PLL or bypass mode/PLL can dejitter incoming clock

Selectable PLL bandwidth/minimizes jitter peaking in

downstream PLL's

General Description:

The 9DB633 zero-delay buffer supports PCIe Gen3

requirements, while being backwards compatible to PCIe

Gen2 and Gen1. The 9DB633 is driven by a differential SRC

output pair from an IDT 932S421 or 932SQ420 or equivalent

main clock generator. It attenuates jitter on the input clock

and has a selectable PLL bandwidth to maximize

performance in systems with or without Spread-Spectrum

clocking. An SMBus interface allows control of the PLL

bandwidth and bypass options, while 2 clock request (OE#)

pins make the 9DB633 suitable for Express Card

applications.

•

Spread Spectrum Compatible/tracks spreading input

clock for low EMI

SMBus Interface/unused outputs can be disabled

Output Features:

6 - 0.7V current mode differential HCSL output pairs

•

Key Specifications:

•

Cycle-to-cycle jitter < 50 ps

Output-to-output skew < 50 ps

PCIe Gen3 phase jitter < 1.0ps RMS

Block Diagram

OE1#

OE4#

DIF1

SRC_IN

SPREAD

COMPATIBLE

PLL

SRC_IN#

DIF4

DIF(0,2,3,5)

PLL_BW

SMBDAT

SMBCLK

CONTROL

LOGIC

IREF

IDT^®Six Output Differential Buffer for PCIe Gen3

1668C—04/20/11

12 3 4 5 6 7...14

下载PDF

与9DB633AGLFT相关器件

型号	品牌	描述	获取价格	数据表
9DB801BF	IDT	Clock Driver, PDSO48	获取价格
9DB801BFLF	IDT	SSOP-48, Tube	获取价格
9DB801BFT	IDT	Clock Driver, PDSO48	获取价格
9DB801BG	IDT	Clock Driver, PDSO48	获取价格
9DB801GLFT	IDT	Clock Driver, PDSO48	获取价格
9DB801GT	IDT	Clock Driver, PDSO48	获取价格