5秒后页面跳转
91305AMILFT PDF预览

91305AMILFT

更新时间: 2024-01-14 06:36:22
品牌 Logo 应用领域
艾迪悌 - IDT 通信
页数 文件大小 规格书
9页 163K
描述
HIGH PERFORMANCE COMMUNICATION BUFFER Zero input - output delay

91305AMILFT 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP,针数:8
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.91系列:91305
输入调节:STANDARDJESD-30 代码:R-PDSO-G8
JESD-609代码:e0长度:4.9 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER功能数量:1
反相输出次数:端子数量:8
实输出次数:4最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):240
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.25 ns
座面最大高度:1.75 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:TIN LEAD端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:3.9 mm
最小 fmax:133 MHzBase Number Matches:1

91305AMILFT 数据手册

 浏览型号91305AMILFT的Datasheet PDF文件第2页浏览型号91305AMILFT的Datasheet PDF文件第3页浏览型号91305AMILFT的Datasheet PDF文件第4页浏览型号91305AMILFT的Datasheet PDF文件第5页浏览型号91305AMILFT的Datasheet PDF文件第6页浏览型号91305AMILFT的Datasheet PDF文件第7页 
DATASHEET  
HIGH PERFORMANCE COMMUNICATION BUFFER  
ICS91305I  
Description  
Features  
The ICS91305I is a high performance, low skew, low jitter  
clock driver. It uses a phase lock loop (PLL) technology to  
align, in both phase and frequency, the REF input with the  
CLKOUT signal. It is designed to distribute high speed  
clocks in communication systems operating at speeds from  
10 to 133 MHz.  
Zero input - output delay  
Frequency range 10 - 133 MHz (3.3V)  
5V tolerant input REF  
High loop filter bandwidth ideal for Spread Spectrum  
applications  
Less than 200 ps Jitter between outputs  
Skew controlled outputs  
ICS91305I is a zero delay buffer that provides  
synchronization between the input and output. The  
synchronization is established via CLKOUT feed back to the  
input of the PLL. Since the skew between the input and  
output is less than +/- 350 pS, the part acts as a zero delay  
buffer.  
Skew less than 250 ps between outputs  
Available in 8 pin 150 mil SOIC & 173 mil TSSOP  
packages  
3.3V 10% operation  
The ICS91305I comes in an eight pin 150 mil SOIC  
package. It has five output clocks. In the absence of REF  
input, will be in the power down mode. In this mode, the PLL  
is turned off and the output buffers are pulled low. Power  
down mode provides the lowest power consumption for a  
standby condition.  
Supports industrial temperature range -40°C to 85°C  
Block Diagram  
IDT® HIGH PERFORMANCE COMMUNICATION BUFFER  
1
ICS91305I  
REV G 090612  

与91305AMILFT相关器件

型号 品牌 描述 获取价格 数据表
91305AMIT IDT PLL Based Clock Driver, 91305 Series, 4 True Output(s), 0 Inverted Output(s), PDSO8, 0.150

获取价格

91305AMT IDT PLL Based Clock Driver, 91305 Series, 4 True Output(s), 0 Inverted Output(s), PDSO8, 0.150

获取价格

91305MLF IDT Clock Driver, PDSO8

获取价格

91305YGILF-T IDT PLL Based Clock Driver, 91305 Series, 4 True Output(s), 0 Inverted Output(s), PDSO8, 4.40

获取价格

91305YGI-T IDT PLL Based Clock Driver, 91305 Series, 4 True Output(s), 0 Inverted Output(s), PDSO8, 4.40

获取价格

91305YGLFT IDT PLL Based Clock Driver, 91305 Series, 5 True Output(s), 0 Inverted Output(s), PDSO8, 4.40

获取价格