FemtoClock® NG Universal Frequency
Translator
ICS849N202I
DATA SHEET
General Description
Features
The ICS849N202I is a highly flexible FemtoClock® NG general
purpose, low phase noise Universal Frequency Translator /
Synthesizer with alarm and monitoring functions suitable for
networking and communications applications. It is able to generate
any output frequency in the 0.98MHz - 312.5MHz range and most
output frequencies in the 312.5MHz - 1,300MHz range (see Table 3
for details). A wide range of input reference clocks and a range of
low-cost fundamental mode crystal frequencies may be used as the
source for the output frequency.
• 4TH generation FemtoClock® NG technology
• Universal Frequency Translator (UFT) / Frequency Synthesizer
• Two outputs, individually programmable as LVPECL or LVDS
• Both outputs may be set to use 2.5V or 3.3V output levels
• Programmable output frequency: 0.98MHz up to 1,300MHz
• Zero ppm frequency translation
• Two differential inputs support the following input types:
LVPECL, LVDS, LVHSTL, HCSL
The ICS849N202I has three operating modes to support a very
broad spectrum of applications:
• Input frequency range: 8kHz - 710MHz
• Crystal input frequency range: 16MHz - 40MHz
1) •FrSeyqnutehnecsyizeSsynotuhtepsuitzefrrequencies from a 16MHz - 40MHz
• Two factory-set register configurations for power-up default state
• Power-up default configuration pin or register selectable
• Configurations customized via One-Time Programmable ROM
fundamental mode crystal.
• Fractional feedback division is used, so there are no
requirements for any specific crystal frequency to produce the
desired output frequency with a high degree of accuracy.
2
• Settings may be overwritten after power-up via I C
2
• I C Serial interface for register programming
2) •HAigphp-Blicaantdiownisd:thPCFrIeEqxupernecsys,TCraonmslpautotirng, General Purpose
• RMS phase jitter at 125MHz, using a 40MHz crystal
(12kHz - 20MHz): 510fs (typical), Low Bandwidth Mode (FracN)
• Translates any input clock in the 16MHz - 710MHz frequency
• RMS phase jitter at 400MHz, using a 40MHz crystal
range into any supported output frequency.
(12kHz - 40MHz): 321fs (typical), Synthesizer Mode (Integer FB)
• This mode has a high PLL loop bandwidth in order to track input
reference changes, such as Spread-Spectrum Clock
modulation, so it will not attenuate much jitter on the input
reference.
• Output supply voltage modes:
VCC/VCCA/VCCO
3.3V/3.3V/3.3V
3.3V/3.3V/2.5V (LVPECL only)
2.5V/2.5V/2.5V
3) •LoAwp-pBliacantdiownidst:hNFertewqoureknincgy&TrCanosmlamtournications.
• -40°C to 85°C ambient operating temperature
• Available in lead-free (RoHS 6) package
• Translates any input clock in the 8kHz -710MHz frequency
range into any supported output frequency.
• This mode supports PLL loop bandwidths in the 10Hz - 580Hz
range and makes use of an external crystal to provide
significant jitter attenuation.
Pin Assignment
This device provides two factory-programmed default power-up
configurations burned into One-Time Programmable (OTP) memory.
The configuration to be used is selected by the CONFIG pin. The two
configurations are specified by the customer and are programmed by
IDT during the final test phase from an on-hand stock of blank
devices. The two configurations may be completely independent of
one another.
40 39 38 37 36 35 34 33 32 31
XTAL_IN
XTAL_OUT
VCC
1
2
3
4
5
30
29
28
27
26
25
24
LOCK_IND
VCC
ICS849N202I
OE0
Q0
CLK_SEL
CLK0
40 Lead VFQFN
6mm x 6mm x 0.925mm
K Package
nQ0
One usage example might be to install the device on a line card with
two optional daughter cards: an OC-12 option requiring a 622.08MHz
LVDS clock translated from a 19.44MHz input and a Gigabit Ethernet
option requiring a 125MHz LVPECL clock translated from the same
19.44MHz input reference.
nCLK0
VCC
6
VCCO
Q1
7
Top View
8
VEE
23 nQ1
9
22
21
CLK1
OE1
VEE
10
nCLK1
11 12 13 14 15 16 17 18 19 20
To implement other configurations, these power-up default settings
can be overwritten after power-up using the I C interface and the
2
device can be completely reconfigured. However, these settings
would have to be re-written next time the device powers-up.
ICS849N202CKI REVISION A SEPTEMBER 26, 2011
1
©2011 Integrated Device Technology, Inc.
5秒后页面跳转
MAX487芯片引脚图及功能、应用领域详解
IR2110驱动芯片引脚图及功能、电路图详解
74LS74是什么芯片 74LS74引脚图及功能表
CD4511芯片引脚图及功能、电路图解析
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
