5秒后页面跳转
270PGI PDF预览

270PGI

更新时间: 2024-01-02 00:45:09
品牌 Logo 应用领域
艾迪悌 - IDT 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
11页 218K
描述
Clock Generator, 200MHz, CMOS, PDSO20, 0.173 INCH, TSSOP-20

270PGI 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:0.173 INCH, TSSOP-20
针数:20Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.74JESD-30 代码:R-PDSO-G20
JESD-609代码:e0长度:6.5 mm
湿度敏感等级:1端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
最大输出时钟频率:200 MHz封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):240
主时钟/晶体标称频率:27 MHz认证状态:Not Qualified
座面最大高度:1.2 mm最大供电电压:3.465 V
最小供电电压:3.135 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:4.4 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHER
Base Number Matches:1

270PGI 数据手册

 浏览型号270PGI的Datasheet PDF文件第2页浏览型号270PGI的Datasheet PDF文件第3页浏览型号270PGI的Datasheet PDF文件第4页浏览型号270PGI的Datasheet PDF文件第5页浏览型号270PGI的Datasheet PDF文件第6页浏览型号270PGI的Datasheet PDF文件第7页 
PRELIMINARY DATASHEET  
TRIPLE PLL FIELD PROGRAMMABLE VCXO CLOCK  
ICS270  
Description  
Features  
The ICS270 field programmable VCXO clock synthesizer  
generates up to eight high-quality, high-frequency clock  
outputs including multiple reference clocks from a  
low-frequency crystal input. It is designed to replace  
crystals and crystal oscillators in most electronic systems.  
Packaged as 20-pin TSSOP  
Eight addressable registers  
Replaces multiple crystals and oscillators  
Output frequencies up to 200 MHz at 3.3 V  
Input crystal frequency of 5 to 27 MHz  
Up to eight reference outputs  
Up to two sets of four low-skew outputs  
Operating voltages of 3.3 V  
TM  
Using IDT’s VersaClock software to configure PLLs and  
outputs, the ICS270 contains a One-Time Programmable  
(OTP) ROM for field programmability. Programming  
features include VCXO, eight selectable configuration  
registers and up to two sets of four low-skew outputs.  
Controllable output drive levels  
Advanced, low-power CMOS process  
Available in Pb (lead) free packaging  
Using Phase-Locked Loop (PLL) techniques, the device  
runs from a standard fundamental mode, inexpensive  
crystal, or clock. It can replace VCXOs, multiple crystals  
and oscillators, saving board space and cost.  
The ICS270 is also available in factory programmed custom  
versions for high-volume applications.  
Block Diagram  
3
VDD  
CLK1  
CLK2  
CLK3  
CLK4  
CLK5  
CLK6  
CLK7  
CLK8  
3
OTP  
PLL1  
PLL2  
S2:S0  
ROM  
with  
PLL  
Divide  
Logic  
and  
Output  
Enable  
Control  
Values  
VIN  
PLL3  
X1  
X2  
Voltage  
Controlled  
Crystal  
Crystal  
Oscillator  
GND  
2
External capacitors  
are required.  
PDTS  
IDT™ / ICS™ TRIPLE PLL FIELD PROGRAMMABLE VCXO CLOCK  
1
ICS270  
REV D 052008  

与270PGI相关器件

型号 品牌 描述 获取价格 数据表
270PGIT IDT Clock Generator, 200MHz, CMOS, PDSO20, 0.173 INCH, TSSOP-20

获取价格

270PGT IDT Clock Generator, 200MHz, CMOS, PDSO20, 0.173 INCH, TSSOP-20

获取价格

270PL389S0001 AMPHENOL Combination Line Connector, 38 Contact(s), Male

获取价格

270PL389S1001 AMPHENOL Combination Line Connector, 38 Contact(s), Male

获取价格

270PL389S2001 AMPHENOL Combination Line Connector, 38 Contact(s), Male

获取价格

270PL389S6001 AMPHENOL Combination Line Connector, 38 Contact(s), Male

获取价格