5秒后页面跳转
HY57V161610DTC-10I PDF预览

HY57V161610DTC-10I

更新时间: 2024-01-03 05:38:42
品牌 Logo 应用领域
海力士 - HYNIX 存储内存集成电路光电二极管ISM频段动态存储器时钟
页数 文件大小 规格书
11页 174K
描述
2 Banks x 512K x 16 Bit Synchronous DRAM

HY57V161610DTC-10I 技术参数

生命周期:Obsolete零件包装代码:TSOP2
包装说明:TSOP2,针数:50
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.32.00.02风险等级:5.49
Is Samacsys:N访问模式:DUAL BANK PAGE BURST
最长访问时间:6 ns其他特性:AUTO/SELF REFRESH
JESD-30 代码:R-PDSO-G50JESD-609代码:e6
长度:20.95 mm内存密度:16777216 bit
内存集成电路类型:SYNCHRONOUS DRAM内存宽度:16
功能数量:1端口数量:1
端子数量:50字数:1048576 words
字数代码:1000000工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:1MX16封装主体材料:PLASTIC/EPOXY
封装代码:TSOP2封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE认证状态:Not Qualified
座面最大高度:1.2 mm自我刷新:YES
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:TIN BISMUTH端子形式:GULL WING
端子节距:0.8 mm端子位置:DUAL
宽度:10.16 mmBase Number Matches:1

HY57V161610DTC-10I 数据手册

 浏览型号HY57V161610DTC-10I的Datasheet PDF文件第2页浏览型号HY57V161610DTC-10I的Datasheet PDF文件第3页浏览型号HY57V161610DTC-10I的Datasheet PDF文件第4页浏览型号HY57V161610DTC-10I的Datasheet PDF文件第5页浏览型号HY57V161610DTC-10I的Datasheet PDF文件第6页浏览型号HY57V161610DTC-10I的Datasheet PDF文件第7页 
HY57V161610D-I  
2 Banks x 512K x 16 Bit Synchronous DRAM  
DESCRIPTION  
THE Hynix HY57V161610D is a 16,777,216-bits CMOS Synchronous DRAM, ideally suited for the Mobile applications  
which require low power consumption and industrial temperature range. HY57V161610D is organized as 2banks of  
524,288x16.  
HY57V161610D is offering fully synchronous operation referenced to a positive edge clock. All inputs and outputs are  
synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high band-  
width. All input and output voltage levels are compatible with LVTTL.  
Programmable options include the length of pipeline (Read latency of 1,2 or 3), the number of consecutive read or  
write cycles initiated by a single control command (Burst length of 1,2,4,8 or full page), and the burst count  
sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate  
command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipeline  
design is not restricted by a `2N` rule.)  
FEATURES  
Auto refresh and self refresh  
Single 3.0V to 3.6V power supplyNote1)  
4096 refresh cycles / 64ms  
All device pins are compatible with LVTTL interface  
Programmable Burst Length and Burst Type  
- 1, 2, 4, 8 and Full Page for Sequence Burst  
- 1, 2, 4 and 8 for Interleave Burst  
Programmable CAS Latency ; 1, 2, 3 Clocks  
JEDEC standard 400mil 50pin TSOP-II with 0.8mm  
of pin pitch  
All inputs and outputs referenced to positive edge of  
system clock  
Data mask function by UDQM/LDQM  
Internal two banks operation  
ORDERING INFORMATION  
Part No.  
Clock Frequency  
Organization  
Interface  
Package  
HY57V161610DTC-55I  
HY57V161610DTC-6I  
HY57V161610DTC-7I  
HY57V161610DTC-10I  
183MHz  
166MHz  
143MHz  
100MHz  
400mil  
50pin TSOP II  
2Banks x 512Kbits x 16  
LVTTL  
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any  
responsibility for use of circuits described. No patent licenses are implied  
Rev. 0.3/Mar. 02  
1

与HY57V161610DTC-10I相关器件

型号 品牌 描述 获取价格 数据表
HY57V161610DTC-10P HYNIX Synchronous DRAM, 1MX16, 6ns, CMOS, PDSO50, 0.400 X 0.825 INCH, 0.80 MM PITCH, TSOP2-50

获取价格

HY57V161610DTC-15 HYNIX 2 Banks x 512K x 16 Bit Synchronous DRAM

获取价格

HY57V161610DTC-5 HYNIX 2 Banks x 512K x 16 Bit Synchronous DRAM

获取价格

HY57V161610DTC-55 HYNIX 2 Banks x 512K x 16 Bit Synchronous DRAM

获取价格

HY57V161610DTC-55I HYNIX 2 Banks x 512K x 16 Bit Synchronous DRAM

获取价格

HY57V161610DTC-6 HYNIX 2 Banks x 512K x 16 Bit Synchronous DRAM

获取价格