5秒后页面跳转
CS101_07 PDF预览

CS101_07

更新时间: 2022-04-23 23:00:11
品牌 Logo 应用领域
富士通 - FUJITSU 电池
页数 文件大小 规格书
12页 82K
描述
Standard Cell

CS101_07 数据手册

 浏览型号CS101_07的Datasheet PDF文件第2页浏览型号CS101_07的Datasheet PDF文件第3页浏览型号CS101_07的Datasheet PDF文件第4页浏览型号CS101_07的Datasheet PDF文件第5页浏览型号CS101_07的Datasheet PDF文件第6页浏览型号CS101_07的Datasheet PDF文件第7页 
FUJITSU MICROELECTRONICS  
DATA SHEET  
DS06-20210-3Ea  
Semicustom  
CMOS  
Standard Cell  
CS101 Series  
DESCRIPTION  
CS101 series, a 90 nm standard cell product, is a CMOS ASIC that satisfies user’s demands for lower power  
consumption and higher speed. The leakage current of the transistors is the minimum level in the industry. Three  
types of core transistors with a different threshold voltage can be mixed according to user application.  
The design rules match industry standards, and a wide range of IP macros are available for use.  
As well as providing a maximum of 91 million gates, approximately twice the level of integration achieved in  
previous products, the power consumption per gate is also reduced by about half to 2.7 nW. Also, using the high-  
speed library increases the speed by a factor of approximately 1.3, with a gate delay time of 12 ps.  
FEATURES  
Technology  
: 90 nm Si gate CMOS  
6- to 10-metal layers.  
Low-K (low permittivity) material is used for all dielectric inter-layers.  
Three different types of core transistors (low leak, standard, and high speed)  
can be used on the same chip.  
The design rules comply with industry standard processes.  
• Power supply voltage  
: + 0.9 V to + 1.3 V (A wide range is supported.)  
• Operation junction temperature : 40 °C to + 125 °C (standard)  
• Gate delay time  
: tpd = 12 ps (1.2 V, Inverter, F/O = 1)  
• Gate power consumption  
: 2.7 nW/gate (1.2 V, 2 NAND, F/O = 1, operating rate 0.5) ,  
1.8 nW/gate (1.0 V, 2 NAND, F/O = 1, operating rate 0.5)  
: Up to 91 million gates  
• High level of integration  
• Reduced chip sized realized by I/O with pad.  
Two types of library sets are supported. (Performance focused (1.2 V) , Low power consumption supported  
(0.9 V to 1.3 V) )  
• Low power consumption design (multi-power supply design and power gating) is supported.  
• Compliance with industry standard design rules enables non-Fujitsu Microelectronics commercial macros to  
be easily incorporated.  
• Compiled cell (RAM, ROM, others)  
• Support for ultra high speed (up to 10 Gbps) interface macros.  
(Continued)  
Copyright©2003-2008 FUJITSU MICROELECTRONICS LIMITED All rights reserved  
2007.11  

与CS101_07相关器件

型号 品牌 描述 获取价格 数据表
CS10100CT-A CITC Super Low Barrier High Voltage Power Rectifier

获取价格

CS10104 HAMMOND Type 1 Mild Steel Junction Box CS Series Screw Cover and without Knockouts

获取价格

CS10106 HAMMOND Type 1 Mild Steel Junction Box CS Series Screw Cover and without Knockouts

获取价格

CS10-10GO2 ETC Netzthyristoren Phase control thyristors

获取价格

CS1011-18IO1 IXYS Phase Control Thyristors

获取价格

CS1011-22IO1 IXYS Phase Control Thyristors

获取价格