5秒后页面跳转
74LVX161284 PDF预览

74LVX161284

更新时间: 2024-01-12 19:54:48
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD /
页数 文件大小 规格书
11页 115K
描述
Low Voltage IEEE 161284 Translating Transceiver

74LVX161284 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:TSSOP,
针数:48Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.16其他特性:CONTAINS EIGHT BIDIRECTIONAL DATA BUFFERS
差分输出:NO驱动器位数:14
输入特性:SCHMITT TRIGGER接口集成电路类型:LINE TRANSCEIVER
接口标准:IEEE 1284JESD-30 代码:R-PDSO-G48
JESD-609代码:e3长度:12.5 mm
湿度敏感等级:2功能数量:13
端子数量:48最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
认证状态:Not Qualified最大接收延迟:44 ns
接收器位数:13座面最大高度:1.2 mm
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V电源电压1-最大:5.5 V
电源电压1-分钟:3 V电源电压1-Nom:3.15 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
最大传输延迟:44 ns宽度:6.1 mm
Base Number Matches:1

74LVX161284 数据手册

 浏览型号74LVX161284的Datasheet PDF文件第2页浏览型号74LVX161284的Datasheet PDF文件第3页浏览型号74LVX161284的Datasheet PDF文件第4页浏览型号74LVX161284的Datasheet PDF文件第5页浏览型号74LVX161284的Datasheet PDF文件第6页浏览型号74LVX161284的Datasheet PDF文件第7页 
January 1999  
Revised July 2000  
74LVX161284  
Low Voltage IEEE 161284 Translating Transceiver  
General Description  
Features  
Supports IEEE 1284 Level 1 and Level 2 signaling  
standards for bidirectional parallel communications  
between personal computers and printing peripherals  
The LVX161284 contains eight bidirectional data buffers  
and eleven control/status buffers to implement  
a full  
IEEE 1284 compliant interface. The device supports the  
IEEE 1284 standard and is intended to be used in an  
Extended Capabilities Port mode (ECP). The pinout allows  
for easy connection from the Peripheral (A-side) to the  
Host (cable side).  
Translation capability allows outputs on the cable side to  
interface with 5V signals  
All inputs have hysteresis to provide noise margin  
B and Y output resistance optimized to drive external  
cable  
Outputs on the cable side can be configured to be either  
open drain or high drive (± 14 mA) and are connected to a  
separate power supply pin (VCC cable) to allow these out-  
B and Y outputs in high impedance mode during power  
down  
puts to be driven by a higher supply voltage than the  
A-side. The pull-up and pull-down series termination resis-  
tance of these outputs on the cable side is optimized to  
drive an external cable. In addition, all inputs (except HLH)  
and outputs on the cable side contain internal pull-up resis-  
tors connected to the VCC cable supply to provide proper  
Inputs and outputs on cable side have internal pull-up  
resistors  
Flow-through pin configuration allows easy interface  
between the “Peripheral and Host”  
Replaces the function of two (2) 74ACT1284 devices  
termination and pull-ups for open drain mode.  
Outputs on the Peripheral side are standard low-drive  
CMOS outputs designed to interface with 3V logic. The DIR  
input controls data flow on the A1–A8/B1–B8 transceiver  
pins.  
Ordering Code  
Order Number  
74LVX161284MEA  
74LVX161284MTD  
Package Number  
MS48A  
Package Description  
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide  
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
MTD48  
Device also available in Tape and Reel. Specify by appending suffix letter Xto the ordering code.  
Connection Diagram  
Pin Descriptions  
Pin Names  
HD  
Description  
High Drive Enable Input (Active HIGH)  
Direction Control Input  
Inputs or Outputs  
DIR  
A1A8  
B1B8  
A9A13  
Y9Y13  
Inputs or Outputs  
Inputs  
Outputs  
A
14A17  
Outputs  
C14C17  
PLHIN  
PLH  
Inputs  
Peripheral Logic HIGH Input  
Peripheral Logic HIGH Output  
Host Logic HIGH Input  
Host Logic HIGH Output  
HLHIN  
HLH  
© 2000 Fairchild Semiconductor Corporation  
DS500202  
www.fairchildsemi.com  

与74LVX161284相关器件

型号 品牌 描述 获取价格 数据表
74LVX161284A FAIRCHILD Low Voltage IEEE 161284 Translating Transceiver

获取价格

74LVX161284AMTD FAIRCHILD Low Voltage IEEE 161284 Translating Transceiver

获取价格

74LVX161284AMTDX ETC 17-Bit Bus Transceiver

获取价格

74LVX161284AMTX FAIRCHILD Low Voltage IEEE 161284 Translating Transceiver

获取价格

74LVX161284MEA FAIRCHILD Low Voltage IEEE 161284 Translating Transceiver

获取价格

74LVX161284MEA_NL FAIRCHILD Line Transceiver, 13 Func, 14 Driver, 13 Rcvr, CMOS, PDSO48, 0.300 INCH, LEAD FREE, MO-118

获取价格