16Mx16, 7.5 - 15ns, P12, M-Densus
30A232-00
A
256 Megabit Synchronous DRAM
DPSD16MX16TY5
M-Densus
High Density Memory Device
ADVANCED INFORMATION
DESCRIPTION:
series is a family of interchangeable memory modules. The 256 Megabit SDRAM is a member of
The M-Densus
this family which utilizes the new and innovative space saving TSOP stacking technology. The modules are
constructed with 8 Meg x 16 SDRAMs.
PIN-OUT DIAGRAM
This 128 Megabit based M-Densus module, the
DPSD16MX16TY5 has been designed to fit in the same
footprint as the 8 Meg x 16 SDRAM TSOP monolithic and
128 Megabit SDRAM based family of M-Densus modules.
This allows the memory board designer to upgrade the
memory in their products without redesigning the
memory board, thus saving time and money.
FEATURES:
·
Configuration Available:
16 Meg x 16 bit (with two Chip Selects)
·
Clock Frequency:
66[1], 83[1], 100, 125[2], 133[2] MHz (max.)
·
·
·
·
PC100 and PC133 Compatible
3.3V Supply
LVTTL Compatible I/O
Four Bank Operation
·
Programmable Burst Type, Burst Length,
and CAS Latency
·
·
4096 Cycles / 64 ms
Auto and Self Refresh
·
Package: TSOP Leadless Stack
PIN NAMES
NOTES: [1] Available in Industrial Temperature Ranges Only.
Row Address:
A0 - A11
[2] Available in Commercial Temperature Range Only.
A0 - A11
Column Address: A0 - A8
Bank Select Address
Data In / Data Out
BA0, BA1
DQ0 - DQ15
CAS
FUNCTIONAL BLOCK DIAGRAM
Column Address Strobes
Row Address Enables
Data Write Enable
RAS
WE
UDQM,
LDQM
Upper & Lower
Data Input/Output Mask
CKE
Clock Enable
CLK
System Clock
CS0-CS1
VCC/VSS
VCCQ/VSSQ
Chip Selects
Power Supply/Ground
Data Output Power/Ground
No Connect
Reserved for Future Use
N.C./RFU
This document contains information on a product under consideration for
development at Dense-Pac Microsystems, Inc. Dense-Pac reserves the right
to change or discontinue information on this product without prior notice.
30A232-00
REV. A
1