5秒后页面跳转
CYW15G0403DXB PDF预览

CYW15G0403DXB

更新时间: 2024-02-10 15:43:55
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟
页数 文件大小 规格书
45页 1145K
描述
Independent Clock Quad HOTLink II⑩ Transceiver

CYW15G0403DXB 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:BGA
包装说明:HBGA, BGA256,20X20,50针数:256
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.79数据速率:1500000 Mbps
JESD-30 代码:S-PBGA-B256JESD-609代码:e1
长度:27 mm湿度敏感等级:3
功能数量:1端子数量:256
收发器数量:4最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:HBGA封装等效代码:BGA256,20X20,50
封装形状:SQUARE封装形式:GRID ARRAY, HEAT SINK/SLUG
峰值回流温度(摄氏度):260电源:3.3 V
认证状态:Not Qualified座面最大高度:1.745 mm
子类别:Network Interfaces最大压摆率:1.32 mA
标称供电电压:3.3 V表面贴装:YES
技术:BICMOS电信集成电路类型:TELECOM CIRCUIT
温度等级:INDUSTRIAL端子面层:Tin/Silver/Copper (Sn/Ag/Cu)
端子形式:BALL端子节距:1.27 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:20
宽度:27 mmBase Number Matches:1

CYW15G0403DXB 数据手册

 浏览型号CYW15G0403DXB的Datasheet PDF文件第2页浏览型号CYW15G0403DXB的Datasheet PDF文件第3页浏览型号CYW15G0403DXB的Datasheet PDF文件第4页浏览型号CYW15G0403DXB的Datasheet PDF文件第5页浏览型号CYW15G0403DXB的Datasheet PDF文件第6页浏览型号CYW15G0403DXB的Datasheet PDF文件第7页 
CYP15G0403DXB  
CYV15G0403DXB  
CYW15G0403DXB  
Independent Clock Quad HOTLink II™  
Transceiver  
• Per-channel Link Quality Indicator  
Features  
— Analog signal detect  
• Second-generation HOTLink® technology  
• Compliant to multiple standards  
— Digital signal detect  
• Low-power 3W @ 3.3V typical  
— ESCON, DVB-ASI, SMPTE-292M, SMPTE-259M, Fibre  
Channel and Gigabit Ethernet (IEEE802.3z)  
• Single 3.3V supply  
• 256-ball thermally enhanced BGA  
• Pb-Free package option available  
• 0.25μ BiCMOS technology  
— CPRI™ compliant  
— CYW15G0403DXB compliant to OBSAI-RP3  
— 8B/10B coded data or 10 bit uncoded data  
Functional Description  
• Quad channel transceiver operates from 195 to  
1500 MBaud serial data rate  
The CYP(V)15G0403DXB[1] Independent Clock Quad  
HOTLink II™ Transceiver is a point-to-point or point-to-multi-  
point communications building block enabling transfer of data  
over a variety of high-speed serial links like optical fiber,  
balanced, and unbalanced copper transmission lines. The  
signaling rate can be anywhere in the range of 195 to 1500  
MBaud per serial link. Each channel operates independently  
with its own reference clock allowing different rates. Each  
transmit channel accepts parallel characters in an Input  
Register, encodes each character for transport, and then  
converts it to serial data. Each receive channel accepts serial  
data and converts it to parallel data, decodes the data into  
characters, and presents these characters to an Output  
Register. Figure 1 on page 2 illustrates typical connections  
between independent host systems and corresponding  
CYP(V)(W)15G0403DXB chips  
— CYW15G0403DXB operates from 195 to 1540 MBaud  
— Aggregate throughput of up to 12 Gbits/second  
• Second-generation HOTLink technology  
• Truly independent channels  
— Each channel can operate at a different signaling rate  
— Each channel can transport a different type of data  
• Selectable input/output clocking options  
• Internal phase-locked loops (PLLs) with no external PLL  
components  
• Dual differential PECL-compatible serial inputs per channel  
• Internal DC-restoration  
• Dual differential PECL-compatible serial outputs per  
channel  
The CYW15G0403DXB[1] operates from 195 to 1540 MBaud,  
which includes operation at the OBSAI RP3 datarate of both  
1536 MBaud and 768 MBaud.  
— Source matched for 50Ω transmission lines  
— No external bias resistors required  
— Signaling-rate controlled edge-rates  
• MultiFrame™ Receive Framer provides alignment options  
— Bit and byte alignment  
The CYV15G0403DXB satisfies the SMPTE-259M and  
SMPTE-292M compliance as per SMPTE EG34-1999 Patho-  
logical Test Requirements.  
As  
a
second-generation  
HOTLink  
device,  
the  
CYP(V)(W)15G0403DXB extends the HOTLink family with  
enhanced levels of integration and faster data rates, while  
maintaining serial-link compatibility (data, command, and  
BIST) with other HOTLink devices. The transmit (TX) section  
of the CYP(V)(W)15G0403DXB Quad HOTLink II consists of  
four independent byte-wide channels. Each channel can  
accept either 8-bit data characters or preencoded 10-bit trans-  
mission characters. Data characters may be passed from the  
Transmit Input Register to an integrated 8B/10B Encoder to  
improve their serial transmission characteristics. These  
encoded characters are then serialized and output from dual  
Positive ECL (PECL) compatible differential transmission-line  
drivers at a bit-rate of either 10 or 20 times the input reference  
clock for that channel.  
— Comma or Full K28.5 detect  
— Single or Multi-byte Framer for byte alignment  
— Low-latency option  
• Synchronous LVTTL parallel interface  
• JTAG boundary scan  
• Built-In Self-Test (BIST) for at-speed link testing  
• Compatible with  
— Fiber-optic modules  
— Copper cables  
— Circuit board traces  
.
Note  
1. CYV15G0403DXB refers to SMPTE 259M and SMPTE 292M compliant devices. CYW15G0403DXB refers to OBSAI RP3 compliant devices (maximum operating  
data rate is 1540 MBaud). CYP15G0403DXB refers to devices not compliant to SMPTE 259M and SMPTE 292M pathological test requirements and also OBSAI  
RP3 operating datarate of 1536 MBaud. CYP(V)(W)15G0403DXB refers to all three devices.  
Cypress Semiconductor Corporation  
Document #: 38-02065 Rev. *F  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised May 2, 2007  
[+] Feedback  

与CYW15G0403DXB相关器件

型号 品牌 描述 获取价格 数据表
CYW15G0403DXB-BGC CYPRESS Independent Clock Quad HOTLink II⑩ Transceive

获取价格

CYW15G0403DXB-BGI CYPRESS Independent Clock Quad HOTLink II⑩ Transceive

获取价格

CYW15G0403DXB-BGXC CYPRESS Independent Clock Quad HOTLink II⑩ Transceive

获取价格

CYW15G0403DXB-BGXI CYPRESS Independent Clock Quad HOTLink II⑩ Transceive

获取价格

CYW173SXC SILICON Clock Generator, 50MHz, CMOS, PDSO16, 0.150 INCH, LEAD FREE, SOIC-16

获取价格

CYW173SXCT SILICON Clock Generator, 50MHz, CMOS, PDSO16, 0.150 INCH, LEAD FREE, SOIC-16

获取价格