CY7C9335A
SMPTE-259M/DVB-ASI
Descrambler/Framer-Controller
The inputs of the CY7C9335A are designed to be directly
mated to a CY7B9334 HOTLink receiver, which converts the
SMPTE-259M compatible high-speed serial data stream into
10-bit parallel characters.
Features
• Fully compatible with SMPTE-259M
• Fully compatible with DVB-ASI
• Operates from a single +5V supply
• 100-pin TQFP package
This device performs both TRS (sync) detection and framing,
data descrambling with the SMPTE-259M X9+X4+1 algorithm,
and NRZI-to-NRZ decoding. These functions operate at a 27
MHz character rate. For those systems operating with
non-SMPTE-259M compliant video streams (or for diagnostic
purposes), the descrambler and NRZI decoding functions can
be disabled.
• Decodes 10-bit parallel digital streams for 27M
characters/sec (270 Mbits/sec serial)
• Operates with CY7B9334 SMPTE HOTLink® deseri-
alizer/receiver
• X9 + X4 + 1 descrambler and NRZI-to-NRZ decoder may
be bypassed for raw data output
DVB-ASI Operation
The CY7C9335A also contains the necessary multiplexers,
control inputs and outputs, to control a DVB-ASI-compliant
video stream. DVB-ASI operation is enabled through
activation of a single input signal. This allows a single
serial-to-parallel input port to support both SMPTE and DVB
data streams under software or hardware control.
Functional Description
SMPTE-259M Operation
The CY7C9335A is a CMOS integrated circuit designed to
decode SMPTE-125M bit-parallel digital characters (or other
data formats) using the SMPTE-259M decoding rules.
Following decoding, the characters are framed by locating the
30-bit TRS pattern in the parallel character stream. The
framed characters are then output.
In DVB-ASI mode the CY7C9335A automatically enables both
the 8B/10B decoder and multibyte framer present in the
CY7B9334 receiver/deserializer. All error detection, fill, and
command codes are detected and output by the CY7C9335A.
The CY7C9335A operates from a single +5V supply. It is
available in a 100-pin TQFP space saving package.
Logic Block Diagram
D9(RVS)
RF
D
A/B
8
D7
D6
PD9(SVS)
19
4
10
PD
8
D5
PD7
10
10
11
10
D4
D3
PD6
PD5
PD4
PD3
PD2
D2
D1
D0(SC/D)
PD
1
PD(SC/D)
0
SYNC_EN
BYPASS
DVB_EN
H_SYNC
SYNC_ERR
CKR
OE
Cypress Semiconductor Corporation
Document #: 38-02083 Rev. *A
•
3901 North First Street
•
San Jose, CA 95134
•
408-943-2600
Revised March 19, 2010
[+] Feedback