5秒后页面跳转
CG5982AF PDF预览

CG5982AF

更新时间: 2024-01-24 11:19:58
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
12页 213K
描述
2K x 8 Automotive Dual-port Static RAM

CG5982AF 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:LCC包装说明:QCCJ,
针数:52Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.41
Factory Lead Time:1 week风险等级:5.82
最长访问时间:55 nsJESD-30 代码:S-PQCC-J52
JESD-609代码:e0长度:19.1262 mm
内存密度:16384 bit内存集成电路类型:DUAL-PORT SRAM
内存宽度:8湿度敏感等级:1
功能数量:1端子数量:52
字数:2048 words字数代码:2000
工作模式:ASYNCHRONOUS最高工作温度:115 °C
最低工作温度:-40 °C组织:2KX8
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装形状:SQUARE封装形式:CHIP CARRIER
并行/串行:PARALLEL峰值回流温度(摄氏度):225
认证状态:Not Qualified座面最大高度:5.08 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:TIN LEAD端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:19.1262 mm
Base Number Matches:1

CG5982AF 数据手册

 浏览型号CG5982AF的Datasheet PDF文件第2页浏览型号CG5982AF的Datasheet PDF文件第3页浏览型号CG5982AF的Datasheet PDF文件第4页浏览型号CG5982AF的Datasheet PDF文件第5页浏览型号CG5982AF的Datasheet PDF文件第6页浏览型号CG5982AF的Datasheet PDF文件第7页 
CG5982AF 2K  
x 8 Automotive Dual-port Static RAM  
CG5982AF  
2K x 8 Automotive Dual-port Static RAM  
Features  
Functional Description  
• True dual-ported memory cells that allow simultaneous  
reads of the same memory location  
The CG5982AF are high-speed CMOS 2K x 8 dual-port static  
RAMs. Two ports are provided to permit independent access  
to any location in memory. The CG5982AF can be utilized as  
either a standalone 8-bit dual-port static RAM or as a MASTER  
dual-port RAM in conjunction with the CG5982AF SLAVE  
dual-port device in systems requiring 16-bit or greater word  
widths. It is the solution to applications requiring shared or  
buffered data such as cache memory for DSP, bit-slice, or  
multiprocessor designs.  
• Automotive temperature operation: –40°C to +115°C  
• 2K x 8 organization  
• High-speed access: 55 ns  
• Low operating power: ICC = 120 mA (max.)  
• Fully asynchronous operation  
• Automatic power-down  
Each port has independent control pins; chip enable (CE),  
write enable (R/W), and output enable (OE). BUSY flags are  
provided on each port. In addition, an interrupt flag (INT) is  
provided on each port of the 52-pin PLCC version. BUSY  
signals that the port is trying to access the same location  
currently being accessed by the other port. On the PLCC  
version, INT is an interrupt flag indicating that data has been  
placed in a unique location (7FF for the left port and 7FE for  
the right port).  
• Master CG5982AF easily expands data bus width to 16  
or more bits using slave  
• BUSY output flag  
• INT flag for port-to-port communication  
An automatic power-down feature is controlled independently  
on each port by the chip enable (CE) pins.  
The CG5982AF is available in a 52-pin PLCC package.  
Logic Block Diagram  
R/WL  
CEL  
R/WR  
CER  
OER  
OEL  
I/O7L •  
I/O7R  
I/O  
Control  
I/O  
Control  
I/O0L  
I/O0R  
BUSYR  
[1]  
[1]  
BUSYL  
A0L  
A10R  
Memory  
Array  
Address  
Decoder  
Address  
Decoder  
A10L  
A0R  
Arbitration Logic  
and  
Interrupt Logic  
CEL  
OEL  
CER  
OER  
R/WR  
R/WL  
[2]  
[2]  
INTL  
INTR  
Notes:  
1. CG5982AF (Master): BUSY is open-drain output and requires pull-up resistor.  
2. Open drain outputs; pull-up resistor required.  
Cypress Semiconductor Corporation  
Document #: 38-06067 Rev. *C  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised September 6, 2005  
[+] Feedback  

与CG5982AF相关器件

型号 品牌 描述 获取价格 数据表
CG601T250V3C CDE Reliable Screw Terminal Aluminum Electrolytic

获取价格

CG601T250V3C0NF CDE CAP,AL2O3,600UF,250VDC,10% -TOL,50% +TOL

获取价格

CG601T250V3C0PN CDE CAP,AL2O3,600UF,250VDC,10% -TOL,50% +TOL

获取价格

CG601T250V3C1PD CDE CAP,AL2O3,600UF,250VDC,10% -TOL,50% +TOL

获取价格

CG601T250V3C1PF CDE CAP,AL2O3,600UF,250VDC,10% -TOL,50% +TOL

获取价格

CG601T250V3C1PG CDE CAP,AL2O3,600UF,250VDC,10% -TOL,50% +TOL

获取价格