5秒后页面跳转
C9837AT PDF预览

C9837AT

更新时间: 2024-01-16 23:20:56
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 光电二极管外围集成电路
页数 文件大小 规格书
20页 319K
描述
Processor Specific Clock Generator, CMOS, PDSO48, TSSOP-48

C9837AT 技术参数

生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP,针数:48
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.8
JESD-30 代码:R-PDSO-G48JESD-609代码:e0
长度:12.5 mm端子数量:48
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
认证状态:Not Qualified座面最大高度:1.2 mm
表面贴装:YES技术:CMOS
端子面层:TIN LEAD端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
宽度:6.1 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, PROCESSOR SPECIFIC
Base Number Matches:1

C9837AT 数据手册

 浏览型号C9837AT的Datasheet PDF文件第2页浏览型号C9837AT的Datasheet PDF文件第3页浏览型号C9837AT的Datasheet PDF文件第4页浏览型号C9837AT的Datasheet PDF文件第5页浏览型号C9837AT的Datasheet PDF文件第6页浏览型号C9837AT的Datasheet PDF文件第7页 
+/+…when timing is critical  
C9837  
Low EMI Clock Generator for Intel Mobile 133MHz/2 SO-DIMM Chipset Systems  
Preliminary  
3- 3V66 Clocks (66.6MHz, 3.3V) ICH, HUBLINK  
and AGP memory  
Power management using Power Down , CPU Stop  
and PCI Stop pins  
3 Function Select pins (include test-mode select)  
IMI Spread Spectrum for best EMI reduction  
I2C Support with read back  
Product Features  
Meets Intel’s Mobile 133.3MHz Chipset  
2-CPU Clocks (66.6/100/133.3MHz, 2.5V)  
4-SDRAM Clocks, 1-DCLK (100/133.3MHz, 3.3V)  
2-IOAPIC Clocks, Synchronous to CPU Clock  
6-PCI Clocks, and One Free Running  
1-REF Clock  
48 Pin SSOP and TSSOP Package  
2-48MHz fixed non SSCG Clocks (USB and DOT)  
Function Table (MHz)  
TEST# SEL1 SEL0  
CPU(0,1)  
SDRAM(0:3),  
DCLK  
3V66(0:2)  
PCI(F,1:6)  
48M(0,1)  
REF  
IOAPIC(0,1)  
0
0
1
1
1
1
X
X
0
0
1
1
0
1
0
1
0
1
Hi-Z  
TCLK/2  
66.6  
100.0  
133.3  
133.3  
Hi-Z  
Hi-Z  
TCLK/3  
66.6  
66.6  
66.6  
Hi-Z  
TCLK/6  
33.3  
33.3  
33.3  
Hi-Z  
TCLK/2  
48  
Hi-Z  
TCLK  
14.318  
14.318  
14.318  
14.318  
Hi-Z  
TCLK/6  
33.3  
33.3  
33.3  
TCLK/2  
100.0*  
100.0*  
133.3  
48  
48  
48  
100.0*  
66.6  
33.3  
33.3  
NOTE: These are the frequencies that are selectable after power up using the SEL1 and SEL0 hardware pins. Other frequencies may be chosen  
using the devices I2C interface. See the expanded frequency for a complete listing of all of the availible frequencies  
* Will be set to 133MHz, when I2C Byte 3 Bit0 is set to logic 1.  
Table 1  
Pin Configuration  
Block Diagram  
XIN  
VDD  
XIN  
XOUT  
VSS  
SEL0/REF  
VSS  
IOAPIC0  
IOAPIC1  
VDDI  
CPU0  
VDDC  
CPU1  
1
2
3
4
5
6
7
8
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
36pF  
36pF  
XOUT  
VDD  
SEL0/REF  
1
2
VDDI  
VSS  
IOAPIC(0,1)  
3V660  
3V661  
3V662  
VDD  
ioapic  
VDDC  
VDDS  
VSS  
VSS  
9
CPU(0,1)  
cpu  
2
4
Rin  
PCI_STP#  
SEL1/PCI_F  
PCI1  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
SDRAM0  
SDRAM1  
VDDS  
SDRAM2  
SDRAM3  
VSS  
DCLK  
VDDS  
CPU_STP#  
TEST#  
PD#  
sdram  
SDRAM(0:3)  
VDD  
TEST#  
tristate  
s0  
s1  
3v66  
Pci_f  
3V66(0:2)  
3
1
VSS  
PCI2  
PCI3  
VDDP  
PCI4  
PCI5  
PCI6  
AVDD  
VSS  
VSS  
VDDP  
pd#  
SEL1/PCI_F  
PCI_STP#  
CPU_STP#  
VDDP  
VDD  
i2c-clk  
i2c-data  
PCI(1:6)  
48M(0,1)  
pci  
7
2
1
PLL1  
Rin  
pd#  
48  
VDDS  
PD#  
DCLK  
SCLK  
i2c-clk  
i2c-data  
SDATA  
PLL2  
SCLK  
SDATA  
VDD  
48M0(USB)  
48M1(DOT)  
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.,  
MILPITAS, CA 95035, USA TEL: 408-263-6300, FAX 408-263-6571  
http://www.imicorp.com  
Rev 1.0  
3/30/2000  
Page 1 of 20  

与C9837AT相关器件

型号 品牌 描述 获取价格 数据表
C983P PERKINELMER CHANNEL PHOTO MULTIPLIER

获取价格

C9840AY CYPRESS Processor Specific Clock Generator, CMOS, PDSO48, SSOP-48

获取价格

C9843AY CYPRESS Processor Specific Clock Generator, CMOS, PDSO48, SSOP-48

获取价格

C9850AT CYPRESS Processor Specific Clock Generator, 200MHz, CMOS, PDSO56, TSSOP-56

获取价格

C9850AY CYPRESS Processor Specific Clock Generator, 200MHz, CMOS, PDSO56, SSOP-56

获取价格

C9851 CYPRESS Clock Generator for Pentium III Server and Workstation Applications

获取价格