5秒后页面跳转
B9948L PDF预览

B9948L

更新时间: 2024-01-08 05:49:46
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟
页数 文件大小 规格书
6页 65K
描述
2.5V/3.3V, 160-MHz, 1:12 Clock Distribution Buffer

B9948L 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:QFP包装说明:TQFP-32
针数:32Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.88
Is Samacsys:N其他特性:REQUIRES ADDITIONAL 2.5V POWER SUPPLY FOR OUTPUT CLOCK BUFFERS
系列:9948输入调节:DIFFERENTIAL MUX
JESD-30 代码:S-PQFP-G32长度:7 mm
逻辑集成电路类型:LOW SKEW CLOCK DRIVER最大I(ol):0.02 A
功能数量:1反相输出次数:
端子数量:32实输出次数:12
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:TQFP封装等效代码:TQFP32,.35SQ,32
封装形状:SQUARE封装形式:FLATPACK, THIN PROFILE
峰值回流温度(摄氏度):NOT SPECIFIED电源:2.5/3.3,3.3 V
Prop。Delay @ Nom-Sup:9 ns传播延迟(tpd):9 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.2 ns
座面最大高度:1.2 mm子类别:Clock Drivers
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:0.8 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7 mm
最小 fmax:160 MHzBase Number Matches:1

B9948L 数据手册

 浏览型号B9948L的Datasheet PDF文件第2页浏览型号B9948L的Datasheet PDF文件第3页浏览型号B9948L的Datasheet PDF文件第4页浏览型号B9948L的Datasheet PDF文件第5页浏览型号B9948L的Datasheet PDF文件第6页 
B9948L  
2.5V/3.3V, 160-MHz, 1:12 Clock Distribution Buffer  
Product Features  
Description  
• 160-MHz clock support  
The B9948L is a low-voltage clock distribution buffer with the  
capability to select either a differential LVPECL or a LVCMOS/  
LVTTL compatible input clock. The two clock sources can be  
used to provide for a test clock as well as the primary system  
clock. All other control inputs are LVCMOS/LVTTL compatible.  
The twelve outputs are 2.5V or 3.3V LVCMOS or LVTTL com-  
patible and can drive two series-terminated 50transmission  
lines. With this capability the B9948L has an effective fanout  
of 1:24. The outputs can also be three-stated via the three-  
state input TS#. Low output-to-output skews make the B9948L  
an ideal clock distribution buffer for nested clock trees in the  
most demanding of synchronous systems.  
• 2.5V or 3.3V output capability  
• 200-ps maximum output-to-output skew  
• LVPECL or LVCMOS/LVTTL clock input  
• LVCMOS/LVTTL compatible inputs  
• 12 clock outputs: drive up to 24 clock lines  
• Synchronous Output Enable  
• Output Three-state control  
• Pin compatible with MPC948L  
• Industrial temp. range: –40°C to +85°C  
• 32-pin TQFP package  
The B9948L also provides a synchronous output enable input  
for enabling or disabling the output clocks. Since this input is  
internally synchronized to the input clock, potential output  
glitching or runt pulse generation is eliminated.  
Block Diagram  
Pin Configuration  
VDD  
VDDC  
PECL_CLK  
PECL_CLK#  
0
12  
TCLK_SEL  
TCLK  
PECL_CLK  
PECL_CLK#  
SYNC_OE  
TS#  
1
2
3
4
5
6
7
8
24  
23  
22  
21  
VSS  
Q4  
VDDC  
Q5  
Q0-Q11  
1
TCLK  
TCLK_SEL  
B9948L 20 VSS  
19  
18  
17  
Q6  
VDDC  
Q7  
SYNC_OE  
TS#  
VDD  
VSS  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Document #: 38-07080 Rev. *C  
Revised December 21, 2002  

与B9948L相关器件

型号 品牌 描述 获取价格 数据表
B9948LAA CYPRESS 2.5V/3.3V, 160-MHz, 1:12 Clock Distribution Buffer

获取价格

B9949 CYPRESS 3.3V 160-MHz 1:15 Clock Distribution Buffer

获取价格

B9949AA CYPRESS Low Skew Clock Driver, 9949 Series, 15 True Output(s), 0 Inverted Output(s), PQFP52, TQFP-

获取价格

B9949CA CYPRESS 3.3V 160-MHz 1:15 Clock Distribution Buffer

获取价格

B9APCB ETC SOCKET VALVE PCB 9 PIN

获取价格

B9B-EH JST *薄型设计*压接部双U形口*同样的插座可用于EH或HR压着式连接器。

获取价格